JPS6349417B2 - - Google Patents
Info
- Publication number
- JPS6349417B2 JPS6349417B2 JP57234147A JP23414782A JPS6349417B2 JP S6349417 B2 JPS6349417 B2 JP S6349417B2 JP 57234147 A JP57234147 A JP 57234147A JP 23414782 A JP23414782 A JP 23414782A JP S6349417 B2 JPS6349417 B2 JP S6349417B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- parallel
- serial
- register
- conversion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2221—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test input/output devices or peripheral units
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
- G06F11/0763—Error or fault detection not based on redundancy by bit configuration check, e.g. of formats or tags
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Communication Control (AREA)
- Maintenance And Management Of Digital Transmission (AREA)
- Computer And Data Communications (AREA)
- Dc Digital Transmission (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57234147A JPS59125139A (ja) | 1982-12-31 | 1982-12-31 | 送受信回路の診断方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57234147A JPS59125139A (ja) | 1982-12-31 | 1982-12-31 | 送受信回路の診断方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59125139A JPS59125139A (ja) | 1984-07-19 |
JPS6349417B2 true JPS6349417B2 (enrdf_load_stackoverflow) | 1988-10-04 |
Family
ID=16966375
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57234147A Granted JPS59125139A (ja) | 1982-12-31 | 1982-12-31 | 送受信回路の診断方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59125139A (enrdf_load_stackoverflow) |
-
1982
- 1982-12-31 JP JP57234147A patent/JPS59125139A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59125139A (ja) | 1984-07-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7082481B2 (en) | Serial peripheral interface (SPI) apparatus with write buffer for improving data throughput | |
US4710927A (en) | Diagnostic circuit | |
US4573120A (en) | I/O Control system for data transmission and reception between central processor and I/O units | |
JPS62186629A (ja) | 情報授受システム | |
US9036718B2 (en) | Low speed access to DRAM | |
JPS5837736B2 (ja) | 直列デ−タ伝送方式 | |
JPH0331928A (ja) | フレーム変換回路 | |
JPS6349417B2 (enrdf_load_stackoverflow) | ||
US5115149A (en) | Bidirectional I/O signal separation circuit | |
JP3021855B2 (ja) | シリアルデータ転送装置 | |
US5974570A (en) | Method for managing data processing system and high-reliability memory | |
JPS59139426A (ja) | バスインタ−フエ−ス | |
JPS5928745A (ja) | 情報転送方式 | |
JP3488250B2 (ja) | シリアルデータ通信方式 | |
JPS5820050A (ja) | インタフェ−ス変換器の試験方式 | |
JPH0548657A (ja) | シリアル伝送方式 | |
JPS59101945A (ja) | デ−タハイウエイ診断方式 | |
US20050254276A1 (en) | Interface circuit | |
JPS6321932B2 (enrdf_load_stackoverflow) | ||
KR100207482B1 (ko) | 스마트카드의 패리티검출장치 | |
JPS60225265A (ja) | 障害診断方式 | |
JPH04339428A (ja) | 信号伝送方法と試験回路 | |
JPS6044710B2 (ja) | システムの診断方式 | |
JPS58220544A (ja) | 診断方式 | |
JPH06104875A (ja) | シリアルポート |