JPS6349320B2 - - Google Patents
Info
- Publication number
- JPS6349320B2 JPS6349320B2 JP56076466A JP7646681A JPS6349320B2 JP S6349320 B2 JPS6349320 B2 JP S6349320B2 JP 56076466 A JP56076466 A JP 56076466A JP 7646681 A JP7646681 A JP 7646681A JP S6349320 B2 JPS6349320 B2 JP S6349320B2
- Authority
- JP
- Japan
- Prior art keywords
- memory cell
- circuit
- test
- junction
- prom
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/81—Threshold
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
- G11C2029/5006—Current
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Read Only Memory (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7646681A JPS57191900A (en) | 1981-05-22 | 1981-05-22 | Method for junction destructive prom test |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7646681A JPS57191900A (en) | 1981-05-22 | 1981-05-22 | Method for junction destructive prom test |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57191900A JPS57191900A (en) | 1982-11-25 |
| JPS6349320B2 true JPS6349320B2 (show.php) | 1988-10-04 |
Family
ID=13605935
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7646681A Granted JPS57191900A (en) | 1981-05-22 | 1981-05-22 | Method for junction destructive prom test |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57191900A (show.php) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2010198693A (ja) * | 2009-02-26 | 2010-09-09 | Semiconductor Energy Lab Co Ltd | Otpメモリの検査方法、otpメモリの作製方法、otpメモリ、および半導体装置の作製方法 |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61184799A (ja) * | 1985-02-13 | 1986-08-18 | Nec Corp | プログラマブル・リ−ド・オンリ−・メモリ |
| JPS61187200A (ja) * | 1985-02-14 | 1986-08-20 | Nec Corp | プログラマブル・リ−ド・オンリ−・メモリ |
| JPS61204898A (ja) * | 1985-03-06 | 1986-09-10 | Nec Corp | プログラム可能な読出し専用半導体記憶装置の検査方法 |
| JPS61230700A (ja) * | 1985-04-05 | 1986-10-14 | Nec Corp | プログラマブル・リ−ド・オンリ−・メモリ |
| JPH0711920B2 (ja) * | 1986-11-06 | 1995-02-08 | 株式会社日立製作所 | プログラマブルrom |
| US6584589B1 (en) * | 2000-02-04 | 2003-06-24 | Hewlett-Packard Development Company, L.P. | Self-testing of magneto-resistive memory arrays |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59919B2 (ja) * | 1978-11-27 | 1984-01-09 | 富士通株式会社 | 半導体記憶装置 |
-
1981
- 1981-05-22 JP JP7646681A patent/JPS57191900A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2010198693A (ja) * | 2009-02-26 | 2010-09-09 | Semiconductor Energy Lab Co Ltd | Otpメモリの検査方法、otpメモリの作製方法、otpメモリ、および半導体装置の作製方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57191900A (en) | 1982-11-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2647546B2 (ja) | 半導体記憶装置のテスト方法 | |
| EP0293339B1 (en) | Nonvolatile memory device with a high number of cycle programming endurance | |
| US4638243A (en) | Short detector for fusible link array using single reference fuse | |
| KR900006161B1 (ko) | 동작검사를 행하는 반도체 메모리장치 | |
| JP2773271B2 (ja) | 半導体記憶装置 | |
| US20010022744A1 (en) | Semiconductor memory device having a page latch circuit and a test method thereof | |
| JPS62293598A (ja) | 半導体記憶装置 | |
| JPH097380A (ja) | 不揮発性半導体記憶装置 | |
| EP0138906A1 (en) | Redundant memory circuit and method of programming and verifying the circuit | |
| US6850437B2 (en) | Nonvolatile semiconductor memory device and method of retrieving faulty in the same | |
| JPS6129079B2 (show.php) | ||
| EP0163580B1 (en) | Semiconductor integrated circuit with redundant circuit replacement | |
| KR100367191B1 (ko) | 테스트수단을구비한전자회로및메모리셀테스트방법 | |
| JP2004178724A (ja) | 不揮発性半導体記憶装置及び行線短絡不良検出方法 | |
| EP0070823A1 (en) | Semiconductor memory redundant element identification circuit | |
| JPS6349320B2 (show.php) | ||
| JP3967704B2 (ja) | 半導体記憶装置とそのテスト方法 | |
| US20020176306A1 (en) | Semiconductor memory and method of testing semiconductor memory | |
| JP3267301B2 (ja) | 検査回路を有する回路装置 | |
| US6178124B1 (en) | Integrated memory having a self-repair function | |
| US6112321A (en) | Nonvolatile semiconductor storage device | |
| JP3904642B2 (ja) | 集積回路アレイ内の欠陥を検出する方法 | |
| EP0844619A2 (en) | Nonvolatile semiconductor memory device having test circuit for testing erasing function thereof | |
| KR950004871B1 (ko) | 중복회로가 있는 반도체기억장치 및 그중복회로의 사용여부를 확보하는 검사방법 | |
| JP2000339988A (ja) | 記憶装置の状態を検査する回路装置 |