JPS57191900A - Method for junction destructive prom test - Google Patents

Method for junction destructive prom test

Info

Publication number
JPS57191900A
JPS57191900A JP7646681A JP7646681A JPS57191900A JP S57191900 A JPS57191900 A JP S57191900A JP 7646681 A JP7646681 A JP 7646681A JP 7646681 A JP7646681 A JP 7646681A JP S57191900 A JPS57191900 A JP S57191900A
Authority
JP
Japan
Prior art keywords
test
current
memory cell
circuit
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7646681A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6349320B2 (show.php
Inventor
Nobuhiko Ono
Katsuya Mizue
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Microcomputer System Ltd
Hitachi Ltd
Original Assignee
Hitachi Ltd
Hitachi Microcomputer Engineering Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Hitachi Microcomputer Engineering Ltd filed Critical Hitachi Ltd
Priority to JP7646681A priority Critical patent/JPS57191900A/ja
Publication of JPS57191900A publication Critical patent/JPS57191900A/ja
Publication of JPS6349320B2 publication Critical patent/JPS6349320B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/81—Threshold
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C2029/5006—Current

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • Read Only Memory (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
JP7646681A 1981-05-22 1981-05-22 Method for junction destructive prom test Granted JPS57191900A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7646681A JPS57191900A (en) 1981-05-22 1981-05-22 Method for junction destructive prom test

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7646681A JPS57191900A (en) 1981-05-22 1981-05-22 Method for junction destructive prom test

Publications (2)

Publication Number Publication Date
JPS57191900A true JPS57191900A (en) 1982-11-25
JPS6349320B2 JPS6349320B2 (show.php) 1988-10-04

Family

ID=13605935

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7646681A Granted JPS57191900A (en) 1981-05-22 1981-05-22 Method for junction destructive prom test

Country Status (1)

Country Link
JP (1) JPS57191900A (show.php)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61184799A (ja) * 1985-02-13 1986-08-18 Nec Corp プログラマブル・リ−ド・オンリ−・メモリ
JPS61187200A (ja) * 1985-02-14 1986-08-20 Nec Corp プログラマブル・リ−ド・オンリ−・メモリ
JPS61204898A (ja) * 1985-03-06 1986-09-10 Nec Corp プログラム可能な読出し専用半導体記憶装置の検査方法
JPS61230700A (ja) * 1985-04-05 1986-10-14 Nec Corp プログラマブル・リ−ド・オンリ−・メモリ
JPS63119099A (ja) * 1986-11-06 1988-05-23 Hitachi Ltd プログラマブルｒｏｍ
EP1132924A3 (en) * 2000-02-04 2002-12-04 Hewlett-Packard Company, A Delaware Corporation Self-testing of magneto-resistive memory arrays

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5268192B2 (ja) * 2009-02-26 2013-08-21 株式会社半導体エネルギー研究所 Ｏｔｐメモリの検査方法、ｏｔｐメモリの作製方法、および半導体装置の作製方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5587386A (en) * 1978-11-27 1980-07-02 Fujitsu Ltd Semiconductor memory device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5587386A (en) * 1978-11-27 1980-07-02 Fujitsu Ltd Semiconductor memory device

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61184799A (ja) * 1985-02-13 1986-08-18 Nec Corp プログラマブル・リ−ド・オンリ−・メモリ
JPS61187200A (ja) * 1985-02-14 1986-08-20 Nec Corp プログラマブル・リ−ド・オンリ−・メモリ
JPS61204898A (ja) * 1985-03-06 1986-09-10 Nec Corp プログラム可能な読出し専用半導体記憶装置の検査方法
JPS61230700A (ja) * 1985-04-05 1986-10-14 Nec Corp プログラマブル・リ−ド・オンリ−・メモリ
JPS63119099A (ja) * 1986-11-06 1988-05-23 Hitachi Ltd プログラマブルｒｏｍ
EP1132924A3 (en) * 2000-02-04 2002-12-04 Hewlett-Packard Company, A Delaware Corporation Self-testing of magneto-resistive memory arrays
US6584589B1 (en) 2000-02-04 2003-06-24 Hewlett-Packard Development Company, L.P. Self-testing of magneto-resistive memory arrays

Also Published As

Publication number Publication date
JPS6349320B2 (show.php) 1988-10-04

Similar Documents

Publication Publication Date Title
US4536859A (en) Cross-coupled inverters static random access memory
KR890012314A (ko) 반도체 기억장치
EP0211232A2 (en) Semiconductor memory in which data readout operation is carried out over wide power voltage range
EP0319223A2 (en) An output circuit system of static random access memory circuit
JPS57191900A (en) Method for junction destructive prom test
JPS6294017A (ja) 感知増巾回路
EP0139385A2 (en) A semiconductor memory device
US4464591A (en) Current difference sense amplifier
US4638222A (en) DC motor driving circuit for eliminating spurious transition conditions
EP0541240B1 (en) High speed testing of field-effect transistors
JPH01502534A (ja) ３―状態回路試験装置
US4307335A (en) Open thermocouple tester system
US4524429A (en) Integrated memory matrix comprising nonvolatile reprogrammable storage cells
EP0430455B1 (en) Nonvolatile memory device and operating method
JPS5769584A (en) Non-volatile semiconductor memory
KR930008413B1 (ko) 반도체기억장치
US6650147B2 (en) Sense amplifier with extended supply voltage range
SU1381594A2 (ru) Формирователь импульсов записи
SU1244718A1 (ru) Формирователь уровн считывани
GB952975A (en) Waveshape recognition system
JPS57172598A (en) Nonvolatile semiconductor memory
SU1448402A1 (ru) Компаратор
SU1681334A1 (ru) Формирователь напр жени записи
SU1499486A1 (ru) Логический элемент
EP0049326A1 (en) Semi-conductor memory device for digital and analog memory application using single MOSFET memory cells