JPS634714B2 - - Google Patents
Info
- Publication number
- JPS634714B2 JPS634714B2 JP55187283A JP18728380A JPS634714B2 JP S634714 B2 JPS634714 B2 JP S634714B2 JP 55187283 A JP55187283 A JP 55187283A JP 18728380 A JP18728380 A JP 18728380A JP S634714 B2 JPS634714 B2 JP S634714B2
- Authority
- JP
- Japan
- Prior art keywords
- sealing cap
- semiconductor chip
- package
- concave portion
- polyimide resin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3675—Cooling facilitated by shape of device characterised by the shape of the housing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18728380A JPS57112055A (en) | 1980-12-29 | 1980-12-29 | Integrated circuit package |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18728380A JPS57112055A (en) | 1980-12-29 | 1980-12-29 | Integrated circuit package |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57112055A JPS57112055A (en) | 1982-07-12 |
JPS634714B2 true JPS634714B2 (enrdf_load_stackoverflow) | 1988-01-30 |
Family
ID=16203279
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18728380A Granted JPS57112055A (en) | 1980-12-29 | 1980-12-29 | Integrated circuit package |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57112055A (enrdf_load_stackoverflow) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62114253A (ja) * | 1985-11-13 | 1987-05-26 | Nec Corp | 集積回路の放熱構造 |
US4924353A (en) * | 1985-12-20 | 1990-05-08 | Hughes Aircraft Company | Connector system for coupling to an integrated circuit chip |
JP2599233B2 (ja) * | 1991-11-18 | 1997-04-09 | 富士通株式会社 | 半導体装置 |
JPH08124633A (ja) * | 1994-10-24 | 1996-05-17 | Nec Corp | コネクタ |
US5909056A (en) * | 1997-06-03 | 1999-06-01 | Lsi Logic Corporation | High performance heat spreader for flip chip packages |
JP2004140289A (ja) * | 2002-10-21 | 2004-05-13 | Funai Electric Co Ltd | 電子部品の放熱構造およびこれを備えたディスクドライブ装置 |
JP5309732B2 (ja) * | 2008-07-02 | 2013-10-09 | 日本精工株式会社 | 電動パワーステアリング装置 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5531494B2 (enrdf_load_stackoverflow) * | 1971-09-13 | 1980-08-19 |
-
1980
- 1980-12-29 JP JP18728380A patent/JPS57112055A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS57112055A (en) | 1982-07-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4827376A (en) | Heat dissipating interconnect tape for use in tape automated bonding | |
KR100723454B1 (ko) | 높은 열 방출 능력을 구비한 전력용 모듈 패키지 및 그제조방법 | |
US5528456A (en) | Package with improved heat transfer structure for semiconductor device | |
US6429513B1 (en) | Active heat sink for cooling a semiconductor chip | |
US5598031A (en) | Electrically and thermally enhanced package using a separate silicon substrate | |
KR100342589B1 (ko) | 반도체 전력 모듈 및 그 제조 방법 | |
JP3084230B2 (ja) | ボール・グリッド・アレイ・パッケージ | |
US5521429A (en) | Surface-mount flat package semiconductor device | |
US6650006B2 (en) | Semiconductor package with stacked chips | |
US20050056918A1 (en) | Power module package having improved heat dissipating capability | |
US7005734B2 (en) | Double-sided cooling isolated packaged power semiconductor device | |
KR100902766B1 (ko) | 절연성 세라믹 히트 싱크를 갖는 디스크리트 패키지 | |
KR20080064771A (ko) | 열방출 능력이 개선된 전력용 모듈 패키지 및 그 제조 방법 | |
JPS634714B2 (enrdf_load_stackoverflow) | ||
JPH0422162A (ja) | リードフレームおよびそれを用いた半導体集積回路装置 | |
JPH11214448A (ja) | 半導体装置および半導体装置の製造方法 | |
CA2070743A1 (en) | Semiconductor chip module and method for manufacturing the same | |
JPS62281453A (ja) | チツプキヤリアモジユ−ル | |
JPH0797616B2 (ja) | 半導体装置の製造方法 | |
JPS6129161A (ja) | 熱伝導冷却モジユ−ル装置 | |
KR200161904Y1 (ko) | 방열판 반도체 패키지 | |
JPH0377355A (ja) | 放熱型半導体装置 | |
JPS61150251A (ja) | 半導体装置 | |
JPH04348061A (ja) | 半導体装置用パッケージ | |
JPS643060B2 (enrdf_load_stackoverflow) |