JPS6346867B2 - - Google Patents

Info

Publication number
JPS6346867B2
JPS6346867B2 JP57132531A JP13253182A JPS6346867B2 JP S6346867 B2 JPS6346867 B2 JP S6346867B2 JP 57132531 A JP57132531 A JP 57132531A JP 13253182 A JP13253182 A JP 13253182A JP S6346867 B2 JPS6346867 B2 JP S6346867B2
Authority
JP
Japan
Prior art keywords
buffer storage
storage device
error
data
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57132531A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5922300A (ja
Inventor
Mitsuyuki Maruyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57132531A priority Critical patent/JPS5922300A/ja
Publication of JPS5922300A publication Critical patent/JPS5922300A/ja
Publication of JPS6346867B2 publication Critical patent/JPS6346867B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP57132531A 1982-07-29 1982-07-29 バツフア記憶装置のエラ−回復方式 Granted JPS5922300A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57132531A JPS5922300A (ja) 1982-07-29 1982-07-29 バツフア記憶装置のエラ−回復方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57132531A JPS5922300A (ja) 1982-07-29 1982-07-29 バツフア記憶装置のエラ−回復方式

Publications (2)

Publication Number Publication Date
JPS5922300A JPS5922300A (ja) 1984-02-04
JPS6346867B2 true JPS6346867B2 (enExample) 1988-09-19

Family

ID=15083456

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57132531A Granted JPS5922300A (ja) 1982-07-29 1982-07-29 バツフア記憶装置のエラ−回復方式

Country Status (1)

Country Link
JP (1) JPS5922300A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6025193B2 (ja) * 2012-10-18 2016-11-16 Ｎｅｃプラットフォームズ株式会社 キャッシュメモリ、キャッシュメモリ障害制御方法および情報処理システム

Also Published As

Publication number Publication date
JPS5922300A (ja) 1984-02-04

Similar Documents

Publication Publication Date Title
BR8404463A (pt) Aparelho e metodo para corrigir automaticamente um erro e assegurara impossibilidade de repeticao da ocorrencia
JPS6346867B2 (enExample)
US5590279A (en) Memory data copying apparatus
JPS6316767B2 (enExample)
JPS6161273A (ja) 記憶装置の制御方式
JPS58200351A (ja) 誤り訂正回路
JPS6136670B2 (enExample)
JPS6252333B2 (enExample)
JPS6161419B2 (enExample)
JPH1139217A (ja) キャッシュメモリのエラー処理機構
JPS6095662A (ja) メモリエラ−修正方法
JPS6370357A (ja) メモリデ−タ訂正方式
JPS63311455A (ja) ソフトウエアのコピ−プロテクト装置
JPS5622281A (en) Buffer memory control system
JPS641817B2 (enExample)
JPS6143739B2 (enExample)
JPS6041151A (ja) メモリエラ−訂正方式
JPH1083357A (ja) データ記憶制御方法及び装置
JPH0423294B2 (enExample)
JPS58225445A (ja) エラ−処理方式
JPS5853098A (ja) バツフア・ストレ−ジのログ・コントロ−ル方式
JPS61213945A (ja) メモリ障害制御方式
JPH033255B2 (enExample)
JPS6051959A (ja) メモリ制御方式
JPS5990149A (ja) 障害処理方式