JPS6346847B2 - - Google Patents
Info
- Publication number
- JPS6346847B2 JPS6346847B2 JP57052828A JP5282882A JPS6346847B2 JP S6346847 B2 JPS6346847 B2 JP S6346847B2 JP 57052828 A JP57052828 A JP 57052828A JP 5282882 A JP5282882 A JP 5282882A JP S6346847 B2 JPS6346847 B2 JP S6346847B2
- Authority
- JP
- Japan
- Prior art keywords
- clock
- period
- output
- circuit
- counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57052828A JPS58169220A (ja) | 1982-03-31 | 1982-03-31 | クロツク同期方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57052828A JPS58169220A (ja) | 1982-03-31 | 1982-03-31 | クロツク同期方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58169220A JPS58169220A (ja) | 1983-10-05 |
JPS6346847B2 true JPS6346847B2 (enrdf_load_stackoverflow) | 1988-09-19 |
Family
ID=12925705
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57052828A Granted JPS58169220A (ja) | 1982-03-31 | 1982-03-31 | クロツク同期方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58169220A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5236264A (en) * | 1991-06-10 | 1993-08-17 | Nsk Ltd. | Linear bearing |
DE19737589C1 (de) * | 1997-08-28 | 1998-11-26 | Siemens Ag | Interfaceschaltung für fullcustom- und semicustom-Taktdomänen |
-
1982
- 1982-03-31 JP JP57052828A patent/JPS58169220A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58169220A (ja) | 1983-10-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5365119A (en) | Circuit arrangement | |
US5111455A (en) | Interleaved time-division multiplexor with phase-compensated frequency doublers | |
US6150847A (en) | Device and method for generating a variable duty cycle clock | |
US8471607B1 (en) | High-speed frequency divider architecture | |
US5708381A (en) | Variable delay circuit | |
US6389095B1 (en) | Divide-by-three circuit | |
US8791729B2 (en) | Multi-phase frequency divider having one or more delay latches | |
US6882190B2 (en) | Apparatus for frequency dividing a master clock signal by a non-integer | |
US6313673B1 (en) | Frequency-dividing circuit capable of generating frequency-divided signal having duty ratio of 50% | |
JPS6346847B2 (enrdf_load_stackoverflow) | ||
US6956922B2 (en) | Generating non-integer clock division | |
US5128998A (en) | Head or arbitrary bit pulse generating circuit and sampling pulse generating circuit in a pseudo noise code generator | |
KR100353533B1 (ko) | 딜레이 락 루프 회로 | |
KR100278271B1 (ko) | 클럭주파수분주장치 | |
JP2524495B2 (ja) | カウンタ回路 | |
JP2690516B2 (ja) | リングカウンタ | |
Pratt | Fast pseudo-random number generators for computers | |
JP4211183B2 (ja) | パルス列生成装置 | |
JP2754005B2 (ja) | 多相パルス発生回路 | |
JPH0683066B2 (ja) | カウンタ回路 | |
JP2665257B2 (ja) | クロック乗せ換え回路 | |
JP2841360B2 (ja) | タイミング・ジエネレータ | |
CA2538959A1 (en) | Digital fractional clock divider | |
JPH0277914A (ja) | 多相クロック発生回路 | |
WO1997030518A1 (en) | Counting circuit |