JPS6345132B2 - - Google Patents
Info
- Publication number
- JPS6345132B2 JPS6345132B2 JP58142671A JP14267183A JPS6345132B2 JP S6345132 B2 JPS6345132 B2 JP S6345132B2 JP 58142671 A JP58142671 A JP 58142671A JP 14267183 A JP14267183 A JP 14267183A JP S6345132 B2 JPS6345132 B2 JP S6345132B2
- Authority
- JP
- Japan
- Prior art keywords
- variable resistor
- frequency
- digital
- vco
- mixer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000006243 chemical reaction Methods 0.000 claims description 9
- 230000010355 oscillation Effects 0.000 description 13
- 230000010354 integration Effects 0.000 description 8
- 230000001186 cumulative effect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G5/00—Tone control or bandwidth control in amplifiers
- H03G5/16—Automatic control
- H03G5/24—Automatic control in frequency-selective amplifiers
Landscapes
- Filters That Use Time-Delay Elements (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Noise Elimination (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58142671A JPS6033742A (ja) | 1983-08-04 | 1983-08-04 | 通過帯域調節回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58142671A JPS6033742A (ja) | 1983-08-04 | 1983-08-04 | 通過帯域調節回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6033742A JPS6033742A (ja) | 1985-02-21 |
JPS6345132B2 true JPS6345132B2 (enrdf_load_stackoverflow) | 1988-09-08 |
Family
ID=15320791
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58142671A Granted JPS6033742A (ja) | 1983-08-04 | 1983-08-04 | 通過帯域調節回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6033742A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH043505A (ja) * | 1990-04-19 | 1992-01-08 | Teac Corp | 電圧―周波数変換回路 |
US5507025A (en) * | 1993-11-02 | 1996-04-09 | Winegard Company | Method and apparatus for satellite receiver with variable predetection bandwidth |
-
1983
- 1983-08-04 JP JP58142671A patent/JPS6033742A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6033742A (ja) | 1985-02-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7276978B2 (en) | Phase locked loop comprising a sigma-delta modulator | |
JPS60134633A (ja) | 複変換同調器用制御装置 | |
JP3317837B2 (ja) | Pll回路 | |
US5230094A (en) | Method and apparatus for intermediate frequency selection in a heterodyne receiver | |
AU744555B2 (en) | Transmit-receive system and transmission method, in particular for a mobile telephone | |
US5508659A (en) | Single loop frequency synthesizer with direct digital synthesis | |
EP0565362B1 (en) | Frequency tuning with synthesizer | |
JPH0923158A (ja) | 周波数シンセサイザ | |
JPS6345132B2 (enrdf_load_stackoverflow) | ||
JPH09130291A (ja) | デュアルモード携帯電話端末のクロック分配方式 | |
JPH09186587A (ja) | Pll回路 | |
JP3567779B2 (ja) | シンセサイザ及び基準信号生成回路 | |
WO2003055088A1 (fr) | Recepteur | |
JPS6119184B2 (enrdf_load_stackoverflow) | ||
JPS5852374B2 (ja) | 周波数シンセサイザ受信機 | |
JPH06268551A (ja) | シンセサイザ回路 | |
JP3746124B2 (ja) | 周波数シンセサイザ | |
US4172997A (en) | Digital tuner for a communication receiver, typically an AM receiver | |
JPH0659033B2 (ja) | 受信方式 | |
JPH0342757Y2 (enrdf_load_stackoverflow) | ||
JP3883743B2 (ja) | 無線装置 | |
JPH0137889B2 (enrdf_load_stackoverflow) | ||
JPS6220741B2 (enrdf_load_stackoverflow) | ||
JPH03171822A (ja) | 周波数シンセサイザ | |
JP2003324365A (ja) | 高周波受信用集積回路およびそれを備えた高周波受信装置 |