JPS6033742A - 通過帯域調節回路 - Google Patents
通過帯域調節回路Info
- Publication number
- JPS6033742A JPS6033742A JP58142671A JP14267183A JPS6033742A JP S6033742 A JPS6033742 A JP S6033742A JP 58142671 A JP58142671 A JP 58142671A JP 14267183 A JP14267183 A JP 14267183A JP S6033742 A JPS6033742 A JP S6033742A
- Authority
- JP
- Japan
- Prior art keywords
- digital
- frequency
- variable resistor
- counter
- conversion means
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000006243 chemical reaction Methods 0.000 claims abstract description 16
- 230000010354 integration Effects 0.000 claims abstract description 10
- 230000007423 decrease Effects 0.000 abstract description 3
- 230000003247 decreasing effect Effects 0.000 abstract 1
- 230000010355 oscillation Effects 0.000 description 12
- 238000010586 diagram Methods 0.000 description 2
- 230000001186 cumulative effect Effects 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G5/00—Tone control or bandwidth control in amplifiers
- H03G5/16—Automatic control
- H03G5/24—Automatic control in frequency-selective amplifiers
Landscapes
- Filters That Use Time-Delay Elements (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Noise Elimination (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58142671A JPS6033742A (ja) | 1983-08-04 | 1983-08-04 | 通過帯域調節回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58142671A JPS6033742A (ja) | 1983-08-04 | 1983-08-04 | 通過帯域調節回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6033742A true JPS6033742A (ja) | 1985-02-21 |
JPS6345132B2 JPS6345132B2 (enrdf_load_stackoverflow) | 1988-09-08 |
Family
ID=15320791
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58142671A Granted JPS6033742A (ja) | 1983-08-04 | 1983-08-04 | 通過帯域調節回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6033742A (enrdf_load_stackoverflow) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH043505A (ja) * | 1990-04-19 | 1992-01-08 | Teac Corp | 電圧―周波数変換回路 |
WO1995012953A1 (en) * | 1993-11-02 | 1995-05-11 | Winegard Company | Satellite receiver with variable predetection bandwidth |
-
1983
- 1983-08-04 JP JP58142671A patent/JPS6033742A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH043505A (ja) * | 1990-04-19 | 1992-01-08 | Teac Corp | 電圧―周波数変換回路 |
WO1995012953A1 (en) * | 1993-11-02 | 1995-05-11 | Winegard Company | Satellite receiver with variable predetection bandwidth |
Also Published As
Publication number | Publication date |
---|---|
JPS6345132B2 (enrdf_load_stackoverflow) | 1988-09-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7276978B2 (en) | Phase locked loop comprising a sigma-delta modulator | |
US20040085103A1 (en) | System and method for suppressing noise in a phase-locked loop circuit | |
JPS60134633A (ja) | 複変換同調器用制御装置 | |
JPS623621B2 (enrdf_load_stackoverflow) | ||
AU744555B2 (en) | Transmit-receive system and transmission method, in particular for a mobile telephone | |
US4627099A (en) | Communication apparatus for transmitting and receiving signals on different frequency bands | |
JPS6033742A (ja) | 通過帯域調節回路 | |
JP3567779B2 (ja) | シンセサイザ及び基準信号生成回路 | |
JPS6328378B2 (enrdf_load_stackoverflow) | ||
JP2003198402A (ja) | 受信機 | |
JPS5832810B2 (ja) | 位相同期形ディジタル周波数シンセサイザ | |
JP3746124B2 (ja) | 周波数シンセサイザ | |
CA1194156A (en) | Phase-locked loop with d.c. modulation capability | |
JP2002151960A (ja) | Pll回路 | |
EP1624576A1 (en) | A PLL based frequency synthesizer having a frequency mixer in the feedback branch | |
JPS6359223A (ja) | 局部発振器 | |
US6754474B1 (en) | Radio transmission system | |
KR940005210B1 (ko) | 주파수 호핑 래디오 송신회로 | |
JP3883743B2 (ja) | 無線装置 | |
JP2796858B2 (ja) | 2信号同時受信装置 | |
JPH088739A (ja) | Pllシンセサイザ回路 | |
JP3248453B2 (ja) | 発振装置 | |
JPH0137889B2 (enrdf_load_stackoverflow) | ||
CN116743156A (zh) | 锁相环、射频无线接收机、发射机及芯片 | |
JPH0946227A (ja) | Pll周波数シンセサイザ |