JPS6342419B2 - - Google Patents
Info
- Publication number
- JPS6342419B2 JPS6342419B2 JP11172780A JP11172780A JPS6342419B2 JP S6342419 B2 JPS6342419 B2 JP S6342419B2 JP 11172780 A JP11172780 A JP 11172780A JP 11172780 A JP11172780 A JP 11172780A JP S6342419 B2 JPS6342419 B2 JP S6342419B2
- Authority
- JP
- Japan
- Prior art keywords
- mosfets
- wiring layer
- parallel
- mosfet
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 claims description 16
- 239000000758 substrate Substances 0.000 claims description 3
- 230000000295 complement effect Effects 0.000 claims description 2
- 238000009792 diffusion process Methods 0.000 description 11
- 230000003068 static effect Effects 0.000 description 10
- 238000010586 diagram Methods 0.000 description 4
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000003491 array Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000012447 hatching Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
Landscapes
- Read Only Memory (AREA)
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11172780A JPS5736857A (en) | 1980-08-15 | 1980-08-15 | Mos semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11172780A JPS5736857A (en) | 1980-08-15 | 1980-08-15 | Mos semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5736857A JPS5736857A (en) | 1982-02-27 |
JPS6342419B2 true JPS6342419B2 (zh) | 1988-08-23 |
Family
ID=14568628
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11172780A Granted JPS5736857A (en) | 1980-08-15 | 1980-08-15 | Mos semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5736857A (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60161142A (ja) * | 1984-02-01 | 1985-08-22 | 三菱アルミニウム株式会社 | 容器成形用積層体 |
JPH0783062B2 (ja) * | 1985-06-18 | 1995-09-06 | 株式会社東芝 | マスタ−スライス型半導体装置 |
-
1980
- 1980-08-15 JP JP11172780A patent/JPS5736857A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5736857A (en) | 1982-02-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5923060A (en) | Reduced area gate array cell design based on shifted placement of alternate rows of cells | |
KR100433025B1 (ko) | 반도체장치,반도체집적회로장치,플립플롭회로,배타적논리합회로,멀티플렉서및가산기 | |
US6091090A (en) | Power and signal routing technique for gate array design | |
JPH10335612A (ja) | 高密度ゲートアレイセル構造およびその製造方法 | |
JPH03165061A (ja) | 半導体集積回路装置 | |
JPH0434309B2 (zh) | ||
JPH0241908B2 (zh) | ||
JP3335460B2 (ja) | スタンダードセルを有する半導体装置 | |
JPH09134967A (ja) | 半導体集積回路装置及びその製造方法 | |
JPS6342419B2 (zh) | ||
KR920004225B1 (ko) | 마스터 슬라이스(Master slice)방법을 사용하여 반도체 집적회로를 형성하는 방법 | |
JPS5864047A (ja) | マスタ−スライス半導体集積回路装置 | |
JPH0831581B2 (ja) | 半導体装置 | |
JPH0120539B2 (zh) | ||
JP2000223575A (ja) | 半導体装置の設計方法、半導体装置および半導体装置の製造方法 | |
JPH0371789B2 (zh) | ||
JPS60110137A (ja) | 半導体装置 | |
JPH0230163A (ja) | マスタスライス型半導体集積回路装置およびその製造方法 | |
JPS62183140A (ja) | 半導体集積回路装置 | |
JPH0563944B2 (zh) | ||
JPS60134435A (ja) | 半導体集積回路装置 | |
JP2634800B2 (ja) | 半導体集積回路スタンダードセル | |
JPS59163836A (ja) | 半導体集積回路 | |
JP2614844B2 (ja) | 半導体集積回路 | |
JPS6272143A (ja) | 半導体集積回路のパタ−ン形成方法 |