JPS6341090B2 - - Google Patents

Info

Publication number
JPS6341090B2
JPS6341090B2 JP56012539A JP1253981A JPS6341090B2 JP S6341090 B2 JPS6341090 B2 JP S6341090B2 JP 56012539 A JP56012539 A JP 56012539A JP 1253981 A JP1253981 A JP 1253981A JP S6341090 B2 JPS6341090 B2 JP S6341090B2
Authority
JP
Japan
Prior art keywords
signal
console
control device
branch switch
storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56012539A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57127248A (en
Inventor
Kazuhiko Gokon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56012539A priority Critical patent/JPS57127248A/ja
Publication of JPS57127248A publication Critical patent/JPS57127248A/ja
Publication of JPS6341090B2 publication Critical patent/JPS6341090B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/02—Input arrangements using manually operated switches, e.g. using keyboards or dials
    • G06F3/023—Arrangements for converting discrete items of information into a coded form, e.g. arrangements for interpreting keyboard generated codes as alphanumeric codes, operand codes or instruction codes

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Exchange Systems With Centralized Control (AREA)
JP56012539A 1981-01-30 1981-01-30 Console control device Granted JPS57127248A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56012539A JPS57127248A (en) 1981-01-30 1981-01-30 Console control device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56012539A JPS57127248A (en) 1981-01-30 1981-01-30 Console control device

Publications (2)

Publication Number Publication Date
JPS57127248A JPS57127248A (en) 1982-08-07
JPS6341090B2 true JPS6341090B2 (enExample) 1988-08-15

Family

ID=11808128

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56012539A Granted JPS57127248A (en) 1981-01-30 1981-01-30 Console control device

Country Status (1)

Country Link
JP (1) JPS57127248A (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6010338A (ja) * 1983-06-29 1985-01-19 Fujitsu Ltd プログラム・モジユ−ル実行方法
JPS6113335A (ja) * 1984-06-28 1986-01-21 Fujitsu Ltd 入力表示制御方式

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51149481A (en) * 1975-06-18 1976-12-22 Yokogawa Hokushin Electric Corp Sequen ce control device
JPS5342533A (en) * 1976-09-30 1978-04-18 Toshiba Corp Interlock unit for memory content alteration

Also Published As

Publication number Publication date
JPS57127248A (en) 1982-08-07

Similar Documents

Publication Publication Date Title
EP0181516A2 (en) Data processing apparatus having efficient min and max functions
JPS6341090B2 (enExample)
JPS6236563B2 (enExample)
JP3253770B2 (ja) 集積回路のテスト・モード設定回路
JPS5837560B2 (ja) 電子楽器のプリセツト装置
JPH0683986A (ja) シングルチップ・マイクロコンピュータ
JPH01246647A (ja) メモリサイクル選択方式
JPS6214856B2 (enExample)
JPH01239485A (ja) 大規模集積回路
JPS6218933B2 (enExample)
JPH0855477A (ja) メモリ装置
JP2901454B2 (ja) プログラマブルコントローラ
JPH05324315A (ja) プログラム制御装置
JPH07281917A (ja) Ｃｐｕ切替回路
JPH031669B2 (enExample)
JP2919841B2 (ja) データ処理装置のテスト方法
JPS5949609A (ja) 模擬実行機能を備えたプログラマブル・コントロ−ラ
JPS6150336B2 (enExample)
JPS6225301A (ja) シ−ケンス制御装置
JPS58144245A (ja) マンマシンデ−タ処理装置
JPS6326889B2 (enExample)
JPH02168598A (ja) インターロック動作順序判別回路
JPS6210389B2 (enExample)
JPS6210741A (ja) 記憶装置
JPH0196743A (ja) モニタ装置