JPS6331980B2 - - Google Patents

Info

Publication number
JPS6331980B2
JPS6331980B2 JP58172414A JP17241483A JPS6331980B2 JP S6331980 B2 JPS6331980 B2 JP S6331980B2 JP 58172414 A JP58172414 A JP 58172414A JP 17241483 A JP17241483 A JP 17241483A JP S6331980 B2 JPS6331980 B2 JP S6331980B2
Authority
JP
Japan
Prior art keywords
information
memory
highway
bits
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58172414A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6064546A (ja
Inventor
Kozo Murakami
Kazuhiko Ito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP17241483A priority Critical patent/JPS6064546A/ja
Publication of JPS6064546A publication Critical patent/JPS6064546A/ja
Publication of JPS6331980B2 publication Critical patent/JPS6331980B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/16—Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
    • H04J3/1605—Fixed allocated frame structures
    • H04J3/1623—Plesiochronous digital hierarchy [PDH]
    • H04J3/1647—Subrate or multislot multiplexing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
JP17241483A 1983-09-19 1983-09-19 時分割多重集線通話路方式 Granted JPS6064546A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17241483A JPS6064546A (ja) 1983-09-19 1983-09-19 時分割多重集線通話路方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17241483A JPS6064546A (ja) 1983-09-19 1983-09-19 時分割多重集線通話路方式

Publications (2)

Publication Number Publication Date
JPS6064546A JPS6064546A (ja) 1985-04-13
JPS6331980B2 true JPS6331980B2 (enrdf_load_stackoverflow) 1988-06-28

Family

ID=15941513

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17241483A Granted JPS6064546A (ja) 1983-09-19 1983-09-19 時分割多重集線通話路方式

Country Status (1)

Country Link
JP (1) JPS6064546A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0331990U (enrdf_load_stackoverflow) * 1989-08-04 1991-03-28

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6220439A (ja) * 1985-07-19 1987-01-29 Matsushita Electric Ind Co Ltd 通信制御装置
JPS6439150A (en) * 1987-08-04 1989-02-09 Fujitsu Ltd Detouring system
JPH0244938A (ja) * 1988-08-05 1990-02-14 Nec Corp ディジタル加入者無線伝送方式
JPH0777391B2 (ja) * 1989-02-20 1995-08-16 三菱電機株式会社 速度可変端末インタフェース回路

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5836557B2 (ja) * 1976-04-24 1983-08-10 富士通株式会社 時分割交換方式
JPS5369512A (en) * 1976-12-03 1978-06-21 Toshiba Corp Data multiplying system on pcm data transmission

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0331990U (enrdf_load_stackoverflow) * 1989-08-04 1991-03-28

Also Published As

Publication number Publication date
JPS6064546A (ja) 1985-04-13

Similar Documents

Publication Publication Date Title
US5351043A (en) Queueing protocol
CA2041222C (en) Pulse width modulated self-clocking and self-synchronizing data transmission telephonic switching system
CA1335833C (en) Methods and apparatus for performing time interleaved multiplexed rate adaptation for sub-rate channels in a digital data communication system
CA1336450C (en) Methods and apparatus for multiplexing sub-rate channels in a digital data communication system
CA1288848C (en) Hybrid time multiplex switching system
US4220823A (en) Selectively controlled digital pad
JPH07105818B2 (ja) 並列伝送方式
US20030043851A1 (en) Transmit virtual concatenation processor
JP2000504162A (ja) 異なるレートのディジタルｔｄｍ信号をスイッチする方法及び装置
JP2520585B2 (ja) 時分割通話路における時間スイツチ
US5033045A (en) Circuit element - cross-point between two bus lines
JPS6335057A (ja) プログラム可能マルチプレクサ
JPS6331980B2 (enrdf_load_stackoverflow)
JPH05153641A (ja) 空間／時間スイツチング装置
JPS59501439A (ja) デマルチプレクサ回路
JPS62500555A (ja) デジタル装置を時間多重リンクに接続するためのインタフエ−ス回路
RU2180992C2 (ru) Переключатель с однобитовым разрешением
CN101321119B (zh) 实现数据比特交换的系统及方法
JP2521957B2 (ja) 伝送システム
JP3067368B2 (ja) Ａｔｍ伝送用インタフェース回路
KR0138596B1 (ko) 소용량 전전자 교환기의 중계선 정합장치
JPH0417597B2 (enrdf_load_stackoverflow)
JPH04290121A (ja) 速度変換回路
KR20020052628A (ko) 전자 교환기에서 데이터 전송 속도 변환 장치
JPS5943655A (ja) 回線編集方式