JPS6329293B2 - - Google Patents
Info
- Publication number
- JPS6329293B2 JPS6329293B2 JP54012941A JP1294179A JPS6329293B2 JP S6329293 B2 JPS6329293 B2 JP S6329293B2 JP 54012941 A JP54012941 A JP 54012941A JP 1294179 A JP1294179 A JP 1294179A JP S6329293 B2 JPS6329293 B2 JP S6329293B2
- Authority
- JP
- Japan
- Prior art keywords
- flip
- flop
- instruction
- signal
- control signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Executing Machine-Instructions (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1294179A JPS55105752A (en) | 1979-02-07 | 1979-02-07 | Information processor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1294179A JPS55105752A (en) | 1979-02-07 | 1979-02-07 | Information processor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55105752A JPS55105752A (en) | 1980-08-13 |
| JPS6329293B2 true JPS6329293B2 (enExample) | 1988-06-13 |
Family
ID=11819301
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1294179A Granted JPS55105752A (en) | 1979-02-07 | 1979-02-07 | Information processor |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS55105752A (enExample) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS553043A (en) * | 1978-06-20 | 1980-01-10 | Matsushita Electric Ind Co Ltd | Microcomputer control circuit |
-
1979
- 1979-02-07 JP JP1294179A patent/JPS55105752A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS55105752A (en) | 1980-08-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4222103A (en) | Real time capture registers for data processor | |
| JPS6286449A (ja) | データ処理装置におけるページフォールト実行再開方法 | |
| EP0081358B1 (en) | Data processing system providing improved data transfer between modules | |
| US3480917A (en) | Arrangement for transferring between program sequences in a data processor | |
| JPS6329293B2 (enExample) | ||
| JPS5812613B2 (ja) | 並列デ−タ処理装置 | |
| JPS60214044A (ja) | マイクロコンピュ−タ | |
| JPS58105363A (ja) | 記憶装置 | |
| JP2671160B2 (ja) | 例外処理方式 | |
| JPS62297954A (ja) | メモリ制御方式 | |
| JP2929980B2 (ja) | 情報処理装置 | |
| JPS6242301B2 (enExample) | ||
| JPS59144955A (ja) | 情報処理装置 | |
| JPH02183342A (ja) | 割込み制御装置 | |
| JPS5875250A (ja) | デジタル情報処理装置 | |
| JPH0333934A (ja) | レジスタ退避復帰方式 | |
| JPS6252333B2 (enExample) | ||
| JPH11167519A (ja) | メモリリフレッシュ制御回路、メモリ、メモリモジュー ル、デジタル装置 | |
| JPS6343784B2 (enExample) | ||
| JPS63155330A (ja) | マイクロプログラム制御装置 | |
| JPS63187349A (ja) | 記憶装置 | |
| JPS59189452A (ja) | デ−タ処理装置用キユ−構造 | |
| JPH031252A (ja) | ページフォルト処理方式 | |
| JPS6010342A (ja) | 汎用レジスタのリロ−ド制御方式 | |
| JPH09330234A (ja) | 割り込み処理方法およびマイクロプロセッサ |