JPS63278160A - バッファ無効化処理装置試験方式 - Google Patents

バッファ無効化処理装置試験方式

Info

Publication number
JPS63278160A
JPS63278160A JP62112964A JP11296487A JPS63278160A JP S63278160 A JPS63278160 A JP S63278160A JP 62112964 A JP62112964 A JP 62112964A JP 11296487 A JP11296487 A JP 11296487A JP S63278160 A JPS63278160 A JP S63278160A
Authority
JP
Japan
Prior art keywords
processor
buffer
storage
buffer invalidation
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62112964A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0548498B2 (https=
Inventor
Motoyoshi Hirose
元義 廣瀬
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP62112964A priority Critical patent/JPS63278160A/ja
Publication of JPS63278160A publication Critical patent/JPS63278160A/ja
Publication of JPH0548498B2 publication Critical patent/JPH0548498B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP62112964A 1987-05-09 1987-05-09 バッファ無効化処理装置試験方式 Granted JPS63278160A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62112964A JPS63278160A (ja) 1987-05-09 1987-05-09 バッファ無効化処理装置試験方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62112964A JPS63278160A (ja) 1987-05-09 1987-05-09 バッファ無効化処理装置試験方式

Publications (2)

Publication Number Publication Date
JPS63278160A true JPS63278160A (ja) 1988-11-15
JPH0548498B2 JPH0548498B2 (https=) 1993-07-21

Family

ID=14599946

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62112964A Granted JPS63278160A (ja) 1987-05-09 1987-05-09 バッファ無効化処理装置試験方式

Country Status (1)

Country Link
JP (1) JPS63278160A (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01181138A (ja) * 1988-01-13 1989-07-19 Nec Corp キャッシュ・メモリ内蔵マイクロコンピュータ

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01181138A (ja) * 1988-01-13 1989-07-19 Nec Corp キャッシュ・メモリ内蔵マイクロコンピュータ

Also Published As

Publication number Publication date
JPH0548498B2 (https=) 1993-07-21

Similar Documents

Publication Publication Date Title
EP0090575B1 (en) Memory system
JPS63195752A (ja) キヤツシユメモリ−
EP0022829B1 (en) Data processing system
JPH0552968B2 (https=)
KR940704039A (ko) 세마포어 바이패스
JP4047281B2 (ja) キャッシュメモリをメインメモリに同期させる方法
US4920536A (en) Error recovery scheme for destaging cache data in a multi-memory system
JPS63278160A (ja) バッファ無効化処理装置試験方式
JPH07234819A (ja) キャッシュメモリ
GB2037466A (en) Computer with cache memory
JPS6129070Y2 (https=)
JPS6258350A (ja) キヤシユメモリ無効化処理方式
JPS63129440A (ja) ストアスル−バツフア装置
JPH0258648B2 (https=)
JPS6252339B2 (https=)
JPS638849A (ja) キヤツシユメモリ制御方式
EP0460852A2 (en) System for maintaining data coherency between main and cache memories
JPS62248049A (ja) バツフア記憶装置
JPH04302044A (ja) マルチプロセッサシステム
JPH01271844A (ja) 電子卓上計算機
JPH04188246A (ja) 中央処理装置
JPS62151947A (ja) メモリアドレストレ−ス方式
JPS6381547A (ja) キヤツシユメモリアクセス方式
JPS63200248A (ja) メモリアクセス処理方式
JPS62174846A (ja) ストアチエツク方式

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees