JPS6322493B2 - - Google Patents

Info

Publication number
JPS6322493B2
JPS6322493B2 JP55136852A JP13685280A JPS6322493B2 JP S6322493 B2 JPS6322493 B2 JP S6322493B2 JP 55136852 A JP55136852 A JP 55136852A JP 13685280 A JP13685280 A JP 13685280A JP S6322493 B2 JPS6322493 B2 JP S6322493B2
Authority
JP
Japan
Prior art keywords
frequency
circuit
oscillation
division ratio
divider
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55136852A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5761342A (en
Inventor
Kaoru Umeda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP55136852A priority Critical patent/JPS5761342A/ja
Publication of JPS5761342A publication Critical patent/JPS5761342A/ja
Publication of JPS6322493B2 publication Critical patent/JPS6322493B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/199—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division with reset of the frequency divider or the counter, e.g. for assuring initial synchronisation

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Superheterodyne Receivers (AREA)
JP55136852A 1980-09-30 1980-09-30 Pll circuit Granted JPS5761342A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55136852A JPS5761342A (en) 1980-09-30 1980-09-30 Pll circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55136852A JPS5761342A (en) 1980-09-30 1980-09-30 Pll circuit

Publications (2)

Publication Number Publication Date
JPS5761342A JPS5761342A (en) 1982-04-13
JPS6322493B2 true JPS6322493B2 (en:Method) 1988-05-12

Family

ID=15185006

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55136852A Granted JPS5761342A (en) 1980-09-30 1980-09-30 Pll circuit

Country Status (1)

Country Link
JP (1) JPS5761342A (en:Method)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0357594U (en:Method) * 1989-10-12 1991-06-03

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0357594U (en:Method) * 1989-10-12 1991-06-03

Also Published As

Publication number Publication date
JPS5761342A (en) 1982-04-13

Similar Documents

Publication Publication Date Title
US4061980A (en) Radio receiver with plural converters and frequency control
JPS58107715A (ja) 選局装置
US7551906B2 (en) AM/FM radio receiver and local oscillator circuit used therein
EP0303715B1 (en) Receiver
US6091943A (en) Combining oscillator with a phase-indexed control circuit for a radio receiver
US4097816A (en) Tuning system
US4095190A (en) Tuning system
JPH0389720A (ja) ラジオ受信機
JPS6322493B2 (en:Method)
JPS60816B2 (ja) ラジオ受信機のデジタル値設定装置
US20050089119A1 (en) Receiver
JPS6231865B2 (en:Method)
JPH0559614B2 (en:Method)
JPS63287113A (ja) 位相同期ル−プ用集積回路
JPH028446Y2 (en:Method)
AU603216B2 (en) Tweet elimination, or reduction, in superheterodyne receivers
JPS60223335A (ja) Ａｍ／ｆｍ受信機のチユ−ナ
JP2515016Y2 (ja) Ｐｌｌシンセサイザ方式のラジオ受信機
JP2000299646A (ja) ダブルコンバージョンチューナ
JPH0685706A (ja) 広域同調回路及び方法
JPS6363136B2 (en:Method)
JP2790121B2 (ja) 受信機
JPH04183020A (ja) Ｐｌｌ周波数シンセサイザ回路
JPH05206734A (ja) マルチバンドラジオｉｃ
JPH1051341A (ja) ラジオ受信回路