JPS6322380B2 - - Google Patents
Info
- Publication number
- JPS6322380B2 JPS6322380B2 JP58045403A JP4540383A JPS6322380B2 JP S6322380 B2 JPS6322380 B2 JP S6322380B2 JP 58045403 A JP58045403 A JP 58045403A JP 4540383 A JP4540383 A JP 4540383A JP S6322380 B2 JPS6322380 B2 JP S6322380B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- memory
- memories
- data stored
- address control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Monitoring And Testing Of Exchanges (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58045403A JPS59171093A (ja) | 1983-03-18 | 1983-03-18 | 記憶回路の記憶デ−タ変更方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58045403A JPS59171093A (ja) | 1983-03-18 | 1983-03-18 | 記憶回路の記憶デ−タ変更方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59171093A JPS59171093A (ja) | 1984-09-27 |
| JPS6322380B2 true JPS6322380B2 (enrdf_load_stackoverflow) | 1988-05-11 |
Family
ID=12718283
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58045403A Granted JPS59171093A (ja) | 1983-03-18 | 1983-03-18 | 記憶回路の記憶デ−タ変更方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59171093A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61205096A (ja) * | 1985-03-08 | 1986-09-11 | Nippon Telegr & Teleph Corp <Ntt> | 時分割交換方式 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS52153633A (en) * | 1976-06-16 | 1977-12-20 | Toshiba Corp | Memory correcting system |
-
1983
- 1983-03-18 JP JP58045403A patent/JPS59171093A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59171093A (ja) | 1984-09-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6322380B2 (enrdf_load_stackoverflow) | ||
| JPS6113268B2 (enrdf_load_stackoverflow) | ||
| KR0182342B1 (ko) | 동기식 메모리를 갖는 정보처리장치 및 동기식 메모리 | |
| JP3371278B2 (ja) | 共有バッファ型スイッチ部 | |
| JP2674003B2 (ja) | 時分割スイツチ制御メモリーコピー方式 | |
| JP3138597B2 (ja) | バースト信号送出管理用メモリを用いたダイナミックポーリング方式 | |
| JPS6321225B2 (enrdf_load_stackoverflow) | ||
| JP2555934B2 (ja) | 時間スイッチ | |
| JPH04332297A (ja) | 時分割交換機のスイッチ制御方式 | |
| JP3063945B2 (ja) | 時分割スイッチ制御方式 | |
| JPH0290795A (ja) | 時分割スイッチ制御装置 | |
| JPH05143283A (ja) | データ速度変換装置 | |
| JPS6340058B2 (enrdf_load_stackoverflow) | ||
| JPH0621984B2 (ja) | マイクロプログラムロ−ド方式 | |
| JPS6076891A (ja) | 加入者回路制御方式 | |
| JPH07107577A (ja) | 時分割タイムスロット入替回路 | |
| JPH07319720A (ja) | プロセッサの系切替え方式 | |
| JPS63220695A (ja) | 時分割回線交換機における半固定回線収容方式 | |
| JPH03123300A (ja) | 時間スイッチデータメモリの初期化回路 | |
| JPS6236268B2 (enrdf_load_stackoverflow) | ||
| JPS63118854A (ja) | デ−タ転送制御方式 | |
| JPH10143429A (ja) | マルチポートメモリ | |
| JPS61184587A (ja) | 画像表示制御装置 | |
| JPH05347696A (ja) | 画像処理装置 | |
| JPH11331962A (ja) | アドレスコントロールデータの管理装置及び方法 |