JPS6321365B2 - - Google Patents
Info
- Publication number
- JPS6321365B2 JPS6321365B2 JP56202916A JP20291681A JPS6321365B2 JP S6321365 B2 JPS6321365 B2 JP S6321365B2 JP 56202916 A JP56202916 A JP 56202916A JP 20291681 A JP20291681 A JP 20291681A JP S6321365 B2 JPS6321365 B2 JP S6321365B2
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- circuit
- signal
- oscillator
- tuning
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000010355 oscillation Effects 0.000 claims description 17
- 238000001514 detection method Methods 0.000 claims description 15
- 230000015572 biosynthetic process Effects 0.000 claims description 6
- 238000003786 synthesis reaction Methods 0.000 claims description 6
- 230000003111 delayed effect Effects 0.000 claims description 5
- 238000006243 chemical reaction Methods 0.000 claims 1
- 239000002131 composite material Substances 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 230000003247 decreasing effect Effects 0.000 description 2
- 230000006641 stabilisation Effects 0.000 description 2
- 238000011105 stabilization Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000000087 stabilizing effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/02—Automatic control of frequency or phase; Synchronisation using a frequency discriminator comprising a passive frequency-determining element
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56202916A JPS58103236A (ja) | 1981-12-15 | 1981-12-15 | 周波数安定化発振回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56202916A JPS58103236A (ja) | 1981-12-15 | 1981-12-15 | 周波数安定化発振回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58103236A JPS58103236A (ja) | 1983-06-20 |
JPS6321365B2 true JPS6321365B2 (enrdf_load_stackoverflow) | 1988-05-06 |
Family
ID=16465285
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56202916A Granted JPS58103236A (ja) | 1981-12-15 | 1981-12-15 | 周波数安定化発振回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58103236A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4528870B1 (ja) * | 2009-06-05 | 2010-08-25 | 日本高周波株式会社 | マグネトロン発振装置およびプラズマ処理装置 |
JP5893783B2 (ja) * | 2015-03-19 | 2016-03-23 | アンリツ株式会社 | マイクロ波信号発生器およびその周波数制御方法 |
-
1981
- 1981-12-15 JP JP56202916A patent/JPS58103236A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58103236A (ja) | 1983-06-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4094851B2 (ja) | Pll回路 | |
KR100360403B1 (ko) | 듀티 싸이클 보정회로 및 방법 | |
US8253454B2 (en) | Phase lock loop with phase interpolation by reference clock and method for the same | |
JP3001735B2 (ja) | 位相同期ループ周波数シンセサイザ | |
GB2397734A (en) | Data recovery circuitry | |
JPH0556691B2 (enrdf_load_stackoverflow) | ||
JPH0525401B2 (enrdf_load_stackoverflow) | ||
JPH05129946A (ja) | Pll回路 | |
US4972446A (en) | Voltage controlled oscillator using dual modulus divider | |
JPS6321365B2 (enrdf_load_stackoverflow) | ||
WO2019190567A1 (en) | Apparatus for improved dpll settling and temperature compensation algorithms using second open loop oscillator tuning field | |
JP2000315945A (ja) | デジタル位相ロックループ回路 | |
JP2979043B2 (ja) | マルチル―プゲイン弱結合発振器 | |
CN113098508B (zh) | 锁相环 | |
JP3180865B2 (ja) | 適応型pll回路 | |
US7039148B1 (en) | Phase detector and signal locking system controller | |
JPS61216524A (ja) | 位相同期検出回路 | |
KR100235370B1 (ko) | 위상 동기 회로 | |
JP2910098B2 (ja) | Pll回路 | |
US8248122B2 (en) | Digital PLL circuit and method of controlling the same | |
KR20040015617A (ko) | 선형 특성을 가지는 위상 보간기를 구비하는 지연동기루프회로 | |
JPS6015169B2 (ja) | 周波数同期回路 | |
JP2790152B2 (ja) | 位相同期発振回路 | |
JPH04189029A (ja) | Pll回路 | |
JPH0220121A (ja) | 位相同期ループ回路 |