JPS6318229B2 - - Google Patents

Info

Publication number
JPS6318229B2
JPS6318229B2 JP53162288A JP16228878A JPS6318229B2 JP S6318229 B2 JPS6318229 B2 JP S6318229B2 JP 53162288 A JP53162288 A JP 53162288A JP 16228878 A JP16228878 A JP 16228878A JP S6318229 B2 JPS6318229 B2 JP S6318229B2
Authority
JP
Japan
Prior art keywords
dma
bus
abnormality
reset
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP53162288A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5588146A (en
Inventor
Hiroshi Adachi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP16228878A priority Critical patent/JPS5588146A/ja
Publication of JPS5588146A publication Critical patent/JPS5588146A/ja
Publication of JPS6318229B2 publication Critical patent/JPS6318229B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Retry When Errors Occur (AREA)
  • Debugging And Monitoring (AREA)
  • Bus Control (AREA)
JP16228878A 1978-12-27 1978-12-27 Abnormality processing system of computer control system Granted JPS5588146A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16228878A JPS5588146A (en) 1978-12-27 1978-12-27 Abnormality processing system of computer control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16228878A JPS5588146A (en) 1978-12-27 1978-12-27 Abnormality processing system of computer control system

Publications (2)

Publication Number Publication Date
JPS5588146A JPS5588146A (en) 1980-07-03
JPS6318229B2 true JPS6318229B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-04-18

Family

ID=15751629

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16228878A Granted JPS5588146A (en) 1978-12-27 1978-12-27 Abnormality processing system of computer control system

Country Status (1)

Country Link
JP (1) JPS5588146A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5720845A (en) * 1980-07-15 1982-02-03 Hitachi Ltd Data protecting system

Also Published As

Publication number Publication date
JPS5588146A (en) 1980-07-03

Similar Documents

Publication Publication Date Title
CN115904793B (zh) 一种基于多核异构系统的内存转存方法、系统及芯片
JPS634209B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS6318229B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2998804B2 (ja) マルチマイクロプロセッサシステム
JPS6146543A (ja) 転送装置の障害処理方式
WO1992006057A1 (fr) Systeme servant a commander l'emission d'instructions d'entree/sortie dans un systeme de traitement de donnees
JP2000148544A (ja) ダンプ出力方式
JPH11175108A (ja) 二重化コンピュータ装置
JP2879480B2 (ja) 冗長計算機システムの同期外れ時の切替方式
JP2000172575A (ja) メモリーバックアップシステム
JPH0430245A (ja) マルチプロセッサ制御方式
JP2001175545A (ja) サーバシステムおよび障害診断方法ならびに記録媒体
JPH07200334A (ja) 二重化同期運転方式
JP3207446B2 (ja) コントローラシステムのシステム停止方式
JPH04305758A (ja) 情報処理装置
JPH0679279B2 (ja) マイクロプロセツサ応用機器の監視制御装置
JPH0251748A (ja) マイクロコンピュータ
JPS597971B2 (ja) 入出力装置の制御方式
JPH06131218A (ja) Ｃｐｕ制御方式
JPH05282167A (ja) 障害処理方法
JPH09212201A (ja) 生産設備用制御回路
JPS60169953A (ja) コンピユ−タの異常検出方式
JPH11265321A (ja) 障害復旧方法、中央処理装置及び中央処理システム
JPS61145617A (ja) 電源切断回路
JPH0356501B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)