JPS63163536U - - Google Patents
Info
- Publication number
- JPS63163536U JPS63163536U JP5403387U JP5403387U JPS63163536U JP S63163536 U JPS63163536 U JP S63163536U JP 5403387 U JP5403387 U JP 5403387U JP 5403387 U JP5403387 U JP 5403387U JP S63163536 U JPS63163536 U JP S63163536U
- Authority
- JP
- Japan
- Prior art keywords
- digit
- adder
- input
- group
- numerical values
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 3
Description
第１図および第２図は本考案に係る多入力加算
器の一実施例の構成を示すブロツク図、第３図は
パイプライン処理を行う場合の構成を示すブロツ
ク図、第４図、第５図は従来の多入力加算器の構
成を示すブロツク図である。
１１〜１４，１６〜２２……加算器、１５，２
３……パラレル加算器、２４〜２６……レジスタ
。
1 and 2 are block diagrams showing the configuration of an embodiment of a multi-input adder according to the present invention, FIG. 3 is a block diagram showing the configuration when pipeline processing is performed, and FIGS. 4 and 5 The figure is a block diagram showing the configuration of a conventional multi-input adder. 11-14, 16-22... Adder, 15, 2
3...Parallel adder, 24-26...Register.
Claims (1)
ータの同一桁の数値を加算して２桁の数値の集合
として出力する第１の加算器群と、２つの多桁デ
ータが入力されこれらのデータを加算する第２の
加算器とを有し、前記第１の加算器群の出力の各
桁の数値を前記第２の加算器の各々の入力の対応
する桁に入力するようにした多入力加算器。 A first group of adders receives a plurality of input data, adds the same-digit numerical values of these input data, and outputs the result as a set of two-digit numerical values; a second adder that performs addition, and the numerical value of each digit of the output of the first adder group is input to a corresponding digit of each input of the second adder. vessel.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5403387U JPS63163536U (en) | 1987-04-09 | 1987-04-09 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5403387U JPS63163536U (en) | 1987-04-09 | 1987-04-09 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS63163536U true JPS63163536U (en) | 1988-10-25 |
Family
ID=30880647
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5403387U Pending JPS63163536U (en) | 1987-04-09 | 1987-04-09 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63163536U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5275141A (en) * | 1975-12-18 | 1977-06-23 | Fujitsu Ltd | Accumulator |
-
1987
- 1987-04-09 JP JP5403387U patent/JPS63163536U/ja active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5275141A (en) * | 1975-12-18 | 1977-06-23 | Fujitsu Ltd | Accumulator |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6181347U (en) | ||
| JPS63163536U (en) | ||
| JPH0295440U (en) | ||
| JPH0299368U (en) | ||
| JPS63163026U (en) | ||
| JPS61187131U (en) | ||
| JPS62100543U (en) | ||
| JPH0289540U (en) | ||
| JPS62109242U (en) | ||
| JPS6368048U (en) | ||
| JPS63183634U (en) | ||
| JPS62162701U (en) | ||
| JPS62146328U (en) | ||
| JPH03220668A (en) | Product sum arithmetic unit | |
| JPS61128702U (en) | ||
| JPS61204236U (en) | ||
| JPS6415186U (en) | ||
| JPS62147049U (en) | ||
| JPS63192849U (en) | ||
| JPH01260533A (en) | Arithmetic calculation circuit | |
| JPS6421382U (en) | ||
| JPH0374061U (en) | ||
| JPS6446863U (en) | ||
| JPS6312244U (en) | ||
| JPH036735U (en) |