JPS62146328U - - Google Patents

Info

Publication number
JPS62146328U
JPS62146328U JP3526786U JP3526786U JPS62146328U JP S62146328 U JPS62146328 U JP S62146328U JP 3526786 U JP3526786 U JP 3526786U JP 3526786 U JP3526786 U JP 3526786U JP S62146328 U JPS62146328 U JP S62146328U
Authority
JP
Japan
Prior art keywords
signal lines
column signal
lines
parallel
signal line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3526786U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP3526786U priority Critical patent/JPS62146328U/ja
Publication of JPS62146328U publication Critical patent/JPS62146328U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Electronic Switches (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の一実施例を示す回路図、第2
図は従来例の回路図である。 X……出力ポート(行信号線)、Y……入力ポ
ート(列信号線)、S……スイツチ、D……ダイ
オード。
Figure 1 is a circuit diagram showing one embodiment of the present invention, Figure 2 is a circuit diagram showing an embodiment of the present invention.
The figure is a circuit diagram of a conventional example. X...output port (row signal line), Y...input port (column signal line), S...switch, D...diode.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 複数の列信号線のうち少なくとも2本以上を組
合わせて並列接続し、これらの列信号線と少なく
とも1本以上の行信号線とをマトリクス状に配設
し、交点近傍において前記並列接続された列信号
線の接続点と前記行信号線とをスイツチにより開
閉自在に接続することを特徴とするマトリクスス
イツチ。
At least two or more of the plurality of column signal lines are combined and connected in parallel, these column signal lines and at least one or more row signal lines are arranged in a matrix, and the parallel-connected lines are arranged in the vicinity of the intersections. A matrix switch characterized in that a connection point of a column signal line and the row signal line are connected by a switch so as to be openable and closable.
JP3526786U 1986-03-10 1986-03-10 Pending JPS62146328U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3526786U JPS62146328U (en) 1986-03-10 1986-03-10

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3526786U JPS62146328U (en) 1986-03-10 1986-03-10

Publications (1)

Publication Number Publication Date
JPS62146328U true JPS62146328U (en) 1987-09-16

Family

ID=30844596

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3526786U Pending JPS62146328U (en) 1986-03-10 1986-03-10

Country Status (1)

Country Link
JP (1) JPS62146328U (en)

Similar Documents

Publication Publication Date Title
JPS62146328U (en)
JPH0350300U (en)
JPS6446862U (en)
JPS62199844U (en)
JPS6389132U (en)
JPS63159427U (en)
JPS61198071U (en)
JPS63181961U (en)
JPS62199683U (en)
JPS6430866U (en)
JPS61134129U (en)
JPS61162140U (en)
JPS62158490U (en)
JPS6034653U (en) Central processing unit input/output port circuit
JPS6421404U (en)
JPH0196078U (en)
JPS639656U (en)
JPS6312244U (en)
JPS61143258U (en)
JPS61133840U (en)
JPS61112428U (en)
JPH01142224U (en)
JPS6172913U (en)
JPS6380555U (en)
JPS6326133U (en)