JPS6315673B2 - - Google Patents

Info

Publication number
JPS6315673B2
JPS6315673B2 JP56073762A JP7376281A JPS6315673B2 JP S6315673 B2 JPS6315673 B2 JP S6315673B2 JP 56073762 A JP56073762 A JP 56073762A JP 7376281 A JP7376281 A JP 7376281A JP S6315673 B2 JPS6315673 B2 JP S6315673B2
Authority
JP
Japan
Prior art keywords
word
circuit
words
memory
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56073762A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57189383A (en
Inventor
Takeshi Ogura
Tadanobu Nikaido
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP56073762A priority Critical patent/JPS57189383A/ja
Publication of JPS57189383A publication Critical patent/JPS57189383A/ja
Publication of JPS6315673B2 publication Critical patent/JPS6315673B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/78—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data for changing the order of data flow, e.g. matrix transposition or LIFO buffers; Overflow or underflow handling therefor

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
JP56073762A 1981-05-15 1981-05-15 Memory device Granted JPS57189383A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56073762A JPS57189383A (en) 1981-05-15 1981-05-15 Memory device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56073762A JPS57189383A (en) 1981-05-15 1981-05-15 Memory device

Publications (2)

Publication Number Publication Date
JPS57189383A JPS57189383A (en) 1982-11-20
JPS6315673B2 true JPS6315673B2 (enrdf_load_stackoverflow) 1988-04-05

Family

ID=13527553

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56073762A Granted JPS57189383A (en) 1981-05-15 1981-05-15 Memory device

Country Status (1)

Country Link
JP (1) JPS57189383A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01277070A (ja) * 1988-04-28 1989-11-07 Mitsubishi Electric Corp テレビジョン受像機
JPH0225181A (ja) * 1988-07-14 1990-01-26 Matsushita Electric Ind Co Ltd テレビジョン受像機

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01277070A (ja) * 1988-04-28 1989-11-07 Mitsubishi Electric Corp テレビジョン受像機
JPH0225181A (ja) * 1988-07-14 1990-01-26 Matsushita Electric Ind Co Ltd テレビジョン受像機

Also Published As

Publication number Publication date
JPS57189383A (en) 1982-11-20

Similar Documents

Publication Publication Date Title
US4394753A (en) Integrated memory module having selectable operating functions
EP0179605B1 (en) Semiconductor memory device having a serial data input circuit and a serial data output circuit
US5463591A (en) Dual port memory having a plurality of memory cell arrays for a high-speed operation
JP2682026B2 (ja) ファーストインファーストアウト型半導体メモリ
US5303192A (en) Semiconductor memory device having information indicative of presence of defective memory cell
KR910003382B1 (ko) 레지스터를 구비한 반도체 메모리 장치
JP2915945B2 (ja) メモリ試験装置
US4979145A (en) Structure and method for improving high speed data rate in a DRAM
JP3872922B2 (ja) 半導体記憶装置及びメモリ混載ロジックｌｓｉ
JPS6315673B2 (enrdf_load_stackoverflow)
US4638454A (en) Digital data storage apparatus
GB2345976A (en) Linear feedback shift register formed from address latches for testing a memory
JPH0512883A (ja) シーケンシヤルメモリ
JP3057728B2 (ja) 半導体記憶装置
JPH0713860B2 (ja) 半導体記憶装置
JP3110192B2 (ja) プログラマブル・リード・オンリ・メモリ
JPS61199293A (ja) バンク切換え回路
JP2788765B2 (ja) 半導体記憶装置
JPH02185795A (ja) 記憶装置
JPS59207484A (ja) 半導体記憶装置
JPH0535392B2 (enrdf_load_stackoverflow)
JPH0628869A (ja) メモリデバイス
JPS5833632B2 (ja) 半導体記憶装置
JPH0628885A (ja) メモリデバイス
JPH04268936A (ja) メモリ装置