JPS63143956U - - Google Patents
Info
- Publication number
- JPS63143956U JPS63143956U JP3614287U JP3614287U JPS63143956U JP S63143956 U JPS63143956 U JP S63143956U JP 3614287 U JP3614287 U JP 3614287U JP 3614287 U JP3614287 U JP 3614287U JP S63143956 U JPS63143956 U JP S63143956U
- Authority
- JP
- Japan
- Prior art keywords
- host cpu
- access
- bus
- vme bus
- interrupt signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 3
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3614287U JPS63143956U (enExample) | 1987-03-12 | 1987-03-12 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3614287U JPS63143956U (enExample) | 1987-03-12 | 1987-03-12 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS63143956U true JPS63143956U (enExample) | 1988-09-21 |
Family
ID=30846273
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3614287U Pending JPS63143956U (enExample) | 1987-03-12 | 1987-03-12 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63143956U (enExample) |
-
1987
- 1987-03-12 JP JP3614287U patent/JPS63143956U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6029223A (en) | Advanced programmable interrupt controller | |
| JPH09218847A (ja) | バス・アービトレーションの待ち時間を削減する方法及び装置 | |
| JPS6353669A (ja) | マイクロプロセツサ | |
| JPS6152507B2 (enExample) | ||
| JPH0512736B2 (enExample) | ||
| JPS63143956U (enExample) | ||
| EP0346917A3 (en) | Bus stealing method for concurrent cpu and i/o processing | |
| JP2565916B2 (ja) | メモリアクセス制御装置 | |
| JP2659248B2 (ja) | バスアービトレーション処理方式 | |
| JPS635542U (enExample) | ||
| JP3458439B2 (ja) | 情報処理装置 | |
| JPH02166549A (ja) | 共有メモリ制御装置 | |
| JPS6352257A (ja) | マイクロプロセツサ | |
| JPS63278168A (ja) | バス制御装置 | |
| JP3365419B2 (ja) | バス調停方法 | |
| JPS6159687A (ja) | メモリリフレツシユ方式 | |
| JPS6353151U (enExample) | ||
| JPS57114925A (en) | Hold control system | |
| JPS61286956A (ja) | デ−タ処理装置 | |
| JPH03225551A (ja) | 入出力装置アクセス制御方式 | |
| JPS5984636U (ja) | デ−タ転送制御装置 | |
| JPS63155550U (enExample) | ||
| JPS63179544U (enExample) | ||
| JPS6368958A (ja) | デ−タ転送装置 | |
| JPS6057855U (ja) | デュアルcpu方式情報処理装置 |