JPS63123125A - 浮動小数点数の加算装置 - Google Patents

浮動小数点数の加算装置

Info

Publication number
JPS63123125A
JPS63123125A JP62232744A JP23274487A JPS63123125A JP S63123125 A JPS63123125 A JP S63123125A JP 62232744 A JP62232744 A JP 62232744A JP 23274487 A JP23274487 A JP 23274487A JP S63123125 A JPS63123125 A JP S63123125A
Authority
JP
Japan
Prior art keywords
remainder
sum
register
floating point
adder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62232744A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0568725B2 (en, 2012
Inventor
ジエイ・ハートムート・ビリーハー
アクセレ・テイ・ガーリイシヤ
ジイーグフリード・エム・ロンポ
デイター・ケー・ウンカウフ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS63123125A publication Critical patent/JPS63123125A/ja
Publication of JPH0568725B2 publication Critical patent/JPH0568725B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/485—Adding; Subtracting

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Nonlinear Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Error Detection And Correction (AREA)
JP62232744A 1986-10-31 1987-09-18 浮動小数点数の加算装置 Granted JPS63123125A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP86115152.0 1986-10-31
EP86115152A EP0265555B1 (de) 1986-10-31 1986-10-31 Verfahren und Schaltungsanordnung zur Addition von Gleitkommazahlen

Publications (2)

Publication Number Publication Date
JPS63123125A true JPS63123125A (ja) 1988-05-26
JPH0568725B2 JPH0568725B2 (en, 2012) 1993-09-29

Family

ID=8195554

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62232744A Granted JPS63123125A (ja) 1986-10-31 1987-09-18 浮動小数点数の加算装置

Country Status (9)

Country Link
US (1) US4866651A (en, 2012)
EP (1) EP0265555B1 (en, 2012)
JP (1) JPS63123125A (en, 2012)
AT (1) ATE67619T1 (en, 2012)
AU (1) AU589049B2 (en, 2012)
BR (1) BR8705232A (en, 2012)
CA (1) CA1270955A (en, 2012)
DE (1) DE3681591D1 (en, 2012)
ES (1) ES2026444T3 (en, 2012)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5268856A (en) * 1988-06-06 1993-12-07 Applied Intelligent Systems, Inc. Bit serial floating point parallel processing system and method
JP2693800B2 (ja) * 1988-12-28 1997-12-24 甲府日本電気株式会社 浮動小数点データ総和演算回路
US5111421A (en) * 1990-02-26 1992-05-05 General Electric Company System for performing addition and subtraction of signed magnitude floating point binary numbers
US5493520A (en) * 1994-04-15 1996-02-20 International Business Machines Corporation Two state leading zero/one anticipator (LZA)
US5557734A (en) * 1994-06-17 1996-09-17 Applied Intelligent Systems, Inc. Cache burst architecture for parallel processing, such as for image processing
US5880983A (en) * 1996-03-25 1999-03-09 International Business Machines Corporation Floating point split multiply/add system which has infinite precision
US5790445A (en) * 1996-04-30 1998-08-04 International Business Machines Corporation Method and system for performing a high speed floating point add operation
US7827451B2 (en) * 2006-05-24 2010-11-02 International Business Machines Corporation Method, system and program product for establishing decimal floating point operands for facilitating testing of decimal floating point instructions
US10019227B2 (en) * 2014-11-19 2018-07-10 International Business Machines Corporation Accuracy-conserving floating-point value aggregation
CN105278923B (zh) * 2015-10-22 2017-10-03 合肥工业大学 一种基于aic信息准则的信号源个数估计硬件电路及其实现方法
US12039290B1 (en) * 2024-01-09 2024-07-16 Recogni Inc. Multiply accumulate (MAC) unit with split accumulator
US20250224929A1 (en) 2024-01-09 2025-07-10 Recogni Inc. Multiply accumulate (mac) unit with split accumulator

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59188740A (ja) * 1983-04-11 1984-10-26 Hitachi Ltd フロ−テイング加算器

Also Published As

Publication number Publication date
CA1270955A (en) 1990-06-26
AU589049B2 (en) 1989-09-28
ATE67619T1 (de) 1991-10-15
JPH0568725B2 (en, 2012) 1993-09-29
EP0265555A1 (de) 1988-05-04
EP0265555B1 (de) 1991-09-18
BR8705232A (pt) 1988-05-24
AU8053587A (en) 1988-05-05
US4866651A (en) 1989-09-12
DE3681591D1 (de) 1991-10-24
ES2026444T3 (es) 1992-05-01

Similar Documents

Publication Publication Date Title
US4975868A (en) Floating-point processor having pre-adjusted exponent bias for multiplication and division
US6138135A (en) Propagating NaNs during high precision calculations using lesser precision hardware
JP2662196B2 (ja) 演算結果正規化方法及び装置
JP3418460B2 (ja) 倍精度除算回路および方法
JPH0635675A (ja) データプロセッサにおいて除算を行うための方法および装置
US5184318A (en) Rectangular array signed digit multiplier
US5309383A (en) Floating-point division circuit
JPS63123125A (ja) 浮動小数点数の加算装置
US5144576A (en) Signed digit multiplier
US4594680A (en) Apparatus for performing quadratic convergence division in a large data processing system
JPS62197823A (ja) 多能算術論理回路
US4386413A (en) Method and apparatus of providing a result of a numerical calculation with the number of exact significant figures
JPH05250146A (ja) 整数累乗処理を行なうための回路及び方法
US5615113A (en) Early signaling of no-overflow for nonrestoring twos complement division
US7016930B2 (en) Apparatus and method for performing operations implemented by iterative execution of a recurrence equation
US6952710B2 (en) Apparatus, methods and computer program products for performing high speed division calculations
JPH02294731A (ja) 浮動小数点数演算処理装置及び除数倍数生成装置
US5675528A (en) Early detection of overflow and exceptional quotient/remainder pairs for nonrestoring twos complement division
EP0276856B1 (en) Trigonometric function preprocessing system
US6615228B1 (en) Selection based rounding system and method for floating point operations
JP3137131B2 (ja) 浮動小数点乗算器及び乗算方法
US6792442B1 (en) Signal processor and product-sum operating device for use therein with rounding function
JP2664750B2 (ja) 演算装置及び演算処理方法
JP4428778B2 (ja) 演算装置及び演算方法並びに計算装置
JPS5932038A (ja) 浮動小数点加算器