JPS63111067U - - Google Patents

Info

Publication number
JPS63111067U
JPS63111067U JP260987U JP260987U JPS63111067U JP S63111067 U JPS63111067 U JP S63111067U JP 260987 U JP260987 U JP 260987U JP 260987 U JP260987 U JP 260987U JP S63111067 U JPS63111067 U JP S63111067U
Authority
JP
Japan
Prior art keywords
synchronization signal
horizontal synchronization
circuit
phase comparison
external
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP260987U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP260987U priority Critical patent/JPS63111067U/ja
Publication of JPS63111067U publication Critical patent/JPS63111067U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Synchronizing For Television (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、本考案のPLL回路の概略構成を示
すブロツク図、第2図は本考案のPLL回路の一
実施例を示す回路図、第3図はその動作説明波形
図、第4図は従来のPLL回路を示す図、第5図
は可変容量ダイオードの特性を示す図、第6図、
第7図及び第8図はそれぞれ従来のPLL回路の
動作を説明するための波形図である。 2……映像入力端子、3……同期分離回路、8
……位相比較回路、5……電圧制御型発振回路、
19……疑似水平同期信号供給回路。
FIG. 1 is a block diagram showing a schematic configuration of the PLL circuit of the present invention, FIG. 2 is a circuit diagram showing an embodiment of the PLL circuit of the present invention, FIG. 3 is a waveform diagram explaining its operation, and FIG. A diagram showing a conventional PLL circuit, FIG. 5 is a diagram showing characteristics of a variable capacitance diode, and FIG.
FIGS. 7 and 8 are waveform diagrams for explaining the operation of the conventional PLL circuit, respectively. 2...Video input terminal, 3...Synchronization separation circuit, 8
... Phase comparison circuit, 5 ... Voltage controlled oscillation circuit,
19...Pseudo horizontal synchronization signal supply circuit.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 映像入力端子に供給された複合映像信号から外
部同期信号を抽出する同期分離回路と、内部同期
信号を出力する電圧制御型発振器と、前記同期分
離回路から出力される外部水平同期信号と前記電
圧制御型発振器から出力される内部水平同期信号
との位相比較を行なう位相比較回路と、前記位相
比較回路の出力によつて前記電圧制御発振器を制
御し内部水平同期信号を外部水平同期信号に同期
せしめるようにしたPLL回路において、前記位
相比較回路の出力に基づいて外部水平同期信号の
欠落を検出すると、欠落した外部水平同期信号の
直後に疑似水平同期信号を挿入する疑似水平同期
信号供給回路を設けたことを特徴とするPLL回
路。
a synchronization separation circuit that extracts an external synchronization signal from a composite video signal supplied to a video input terminal; a voltage-controlled oscillator that outputs an internal synchronization signal; an external horizontal synchronization signal output from the synchronization separation circuit; and the voltage control circuit. a phase comparison circuit for performing a phase comparison with an internal horizontal synchronization signal outputted from a type oscillator; and a phase comparison circuit for controlling the voltage controlled oscillator using the output of the phase comparison circuit to synchronize the internal horizontal synchronization signal with the external horizontal synchronization signal. In the PLL circuit according to the present invention, a pseudo-horizontal synchronization signal supply circuit is provided which inserts a pseudo-horizontal synchronization signal immediately after the missing external horizontal synchronization signal when detecting a lack of the external horizontal synchronization signal based on the output of the phase comparison circuit. A PLL circuit characterized by:
JP260987U 1987-01-12 1987-01-12 Pending JPS63111067U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP260987U JPS63111067U (en) 1987-01-12 1987-01-12

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP260987U JPS63111067U (en) 1987-01-12 1987-01-12

Publications (1)

Publication Number Publication Date
JPS63111067U true JPS63111067U (en) 1988-07-16

Family

ID=30781610

Family Applications (1)

Application Number Title Priority Date Filing Date
JP260987U Pending JPS63111067U (en) 1987-01-12 1987-01-12

Country Status (1)

Country Link
JP (1) JPS63111067U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009171443A (en) * 2008-01-18 2009-07-30 Mitsubishi Electric Engineering Co Ltd Digital pll circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009171443A (en) * 2008-01-18 2009-07-30 Mitsubishi Electric Engineering Co Ltd Digital pll circuit

Similar Documents

Publication Publication Date Title
JPS63111067U (en)
JPS6416772U (en)
JPS63158059U (en)
JPS62186533U (en)
JPS6344567U (en)
JPH0638532Y2 (en) External synchronization circuit of video camera
JPS6226977U (en)
JPS58119243U (en) phase synchronized oscillator
JPS625760U (en)
JPS633644U (en)
JPH0262836U (en)
JPS62114578U (en)
JPH0238881U (en)
JPS611978U (en) Timing signal generation circuit
JPS6226978U (en)
JPS6284277U (en)
JPS6178438U (en)
JPS6361837U (en)
JPH0375683U (en)
JPS62112271U (en)
JPH03107828U (en)
JPS6411033U (en)
JPS6293863U (en)
JPS6314170U (en)
JPH01139673U (en)