JPS6310890B2 - - Google Patents

Info

Publication number
JPS6310890B2
JPS6310890B2 JP55040895A JP4089580A JPS6310890B2 JP S6310890 B2 JPS6310890 B2 JP S6310890B2 JP 55040895 A JP55040895 A JP 55040895A JP 4089580 A JP4089580 A JP 4089580A JP S6310890 B2 JPS6310890 B2 JP S6310890B2
Authority
JP
Japan
Prior art keywords
pattern
forming
resist
element unit
spaces
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55040895A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56137628A (en
Inventor
Masaki Ito
Sotaro Edokoro
Hiroshi Gokan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP4089580A priority Critical patent/JPS56137628A/ja
Publication of JPS56137628A publication Critical patent/JPS56137628A/ja
Publication of JPS6310890B2 publication Critical patent/JPS6310890B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Bipolar Transistors (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
JP4089580A 1980-03-28 1980-03-28 Pattern forming Granted JPS56137628A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4089580A JPS56137628A (en) 1980-03-28 1980-03-28 Pattern forming

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4089580A JPS56137628A (en) 1980-03-28 1980-03-28 Pattern forming

Publications (2)

Publication Number Publication Date
JPS56137628A JPS56137628A (en) 1981-10-27
JPS6310890B2 true JPS6310890B2 (enrdf_load_stackoverflow) 1988-03-10

Family

ID=12593240

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4089580A Granted JPS56137628A (en) 1980-03-28 1980-03-28 Pattern forming

Country Status (1)

Country Link
JP (1) JPS56137628A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4480424B2 (ja) * 2004-03-08 2010-06-16 富士通マイクロエレクトロニクス株式会社 パターン形成方法

Also Published As

Publication number Publication date
JPS56137628A (en) 1981-10-27

Similar Documents

Publication Publication Date Title
KR100253052B1 (ko) 패턴형성방법 및 패턴형성장치
KR100256832B1 (ko) 전자빔 노광장치용 마스크 데이터 작성방법 및 마스크
US10818504B2 (en) Method for producing a pattern of features by lithography and etching
KR20010004612A (ko) 포토 마스크 및 이를 이용한 반도체 소자의 미세패턴 형성방법
US6455438B1 (en) Fabrication method for a semiconductor device
US6451511B1 (en) Method for forming-photoresist mask
CN104934302B (zh) 半导体器件的制作方法
JPS6310889B2 (enrdf_load_stackoverflow)
JPS6310890B2 (enrdf_load_stackoverflow)
US6767672B2 (en) Method for forming a phase-shifting mask for semiconductor device manufacture
US6635388B1 (en) Contact hole fabrication with the aid of mutually crossing sudden phase shift edges of a single phase shift mask
JPH0795543B2 (ja) エツチング方法
CN114167681A (zh) 缺陷检测方法、掩膜版制作方法及半导体结构形成方法
US11726400B2 (en) Lithography process method for defining sidewall morphology of lithography pattern
CN114200796B (zh) 对准标记及其形成方法
US11043417B2 (en) Line structure for fan-out circuit and manufacturing method thereof, and photomask pattern for fan-out circuit
JPS6233580B2 (enrdf_load_stackoverflow)
JPS5914550B2 (ja) 微細加工方法
JPS62194628A (ja) 半導体装置の製造方法
KR20020009880A (ko) 오버레이 키 형성 방법
JPS61148819A (ja) マスク合わせパタ−ン構造
US7709186B2 (en) Method for exposing photoresist film of semiconductor device
JPS6381355A (ja) ホトマスク
KR20020046489A (ko) 이중노광에 의한 미세패턴 제조방법
JPS6148708B2 (enrdf_load_stackoverflow)