JPS6310445B2 - - Google Patents
Info
- Publication number
- JPS6310445B2 JPS6310445B2 JP17591082A JP17591082A JPS6310445B2 JP S6310445 B2 JPS6310445 B2 JP S6310445B2 JP 17591082 A JP17591082 A JP 17591082A JP 17591082 A JP17591082 A JP 17591082A JP S6310445 B2 JPS6310445 B2 JP S6310445B2
- Authority
- JP
- Japan
- Prior art keywords
- cpu
- instruction
- processing
- bit
- code
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 claims description 7
- 238000010586 diagram Methods 0.000 description 6
- 230000006870 function Effects 0.000 description 2
- 239000000203 mixture Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Programmable Controllers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17591082A JPS5965310A (ja) | 1982-10-06 | 1982-10-06 | プログラマブルコントロ−ラの演算処理装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17591082A JPS5965310A (ja) | 1982-10-06 | 1982-10-06 | プログラマブルコントロ−ラの演算処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5965310A JPS5965310A (ja) | 1984-04-13 |
JPS6310445B2 true JPS6310445B2 (da) | 1988-03-07 |
Family
ID=16004374
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17591082A Granted JPS5965310A (ja) | 1982-10-06 | 1982-10-06 | プログラマブルコントロ−ラの演算処理装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5965310A (da) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6149209A (ja) * | 1984-08-17 | 1986-03-11 | Fanuc Ltd | 数値制御装置におけるプログラム実行方式 |
JPS625308U (da) * | 1985-06-21 | 1987-01-13 | ||
JPS625407A (ja) * | 1985-07-01 | 1987-01-12 | Mitsubishi Electric Corp | 高速プログラマブルコントロ−ル装置 |
JPS6238902A (ja) * | 1985-08-15 | 1987-02-19 | Mitsubishi Electric Corp | シ−ケンス演算の処理方式 |
JP2529429B2 (ja) * | 1989-12-26 | 1996-08-28 | 株式会社日立製作所 | プログラマブルコントロ―ラ |
US8347044B2 (en) * | 2009-09-30 | 2013-01-01 | General Electric Company | Multi-processor based programmable logic controller and method for operating the same |
-
1982
- 1982-10-06 JP JP17591082A patent/JPS5965310A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5965310A (ja) | 1984-04-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5077657A (en) | Emulator Assist unit which forms addresses of user instruction operands in response to emulator assist unit commands from host processor | |
JPS6133546A (ja) | 情報処理装置 | |
US20050198471A1 (en) | Micro-controller for reading out compressed instruction code and program memory for compressing instruction code and storing therein | |
US4095268A (en) | System for stopping and restarting the operation of a data processor | |
JPS5849881B2 (ja) | デ−タシヨリソウチ | |
JPS6310445B2 (da) | ||
JPH07117898B2 (ja) | 多数の割込みサービスを行うマイクロプロセッサシステム | |
JPS6128143B2 (da) | ||
JPH0612107A (ja) | シーケンス演算プロセッサおよびシーケンス演算処理装置 | |
JP2826309B2 (ja) | 情報処理装置 | |
JP2001256044A (ja) | データ処理装置 | |
US7069418B2 (en) | Method and arrangement for instruction word generation in the controlling of functional units in a processor | |
JPH0218729B2 (da) | ||
JP2618703B2 (ja) | プログラマブルシーケンスコントローラの高速演算処理方式 | |
KR0153537B1 (ko) | 메모리 번지 데이타를 선행 선택하는 신호처리 구조 | |
JPS6330658B2 (da) | ||
JPH04280334A (ja) | ワンチップマイクロコンピュータ | |
JPH0128416B2 (da) | ||
JP2985244B2 (ja) | 情報処理装置 | |
JPS58129669A (ja) | 2チツプマイクロコンピユ−タ | |
JP2000105701A (ja) | データ処理装置 | |
JPH0683986A (ja) | シングルチップ・マイクロコンピュータ | |
JPS605982B2 (ja) | 1チツプマイクロプロセツサのプログラムカウンタ設定方式 | |
JPH0319570B2 (da) | ||
KR19990003927A (ko) | 8x196 마이크로콘트롤러용 인터럽트 벡터 생성 장치 |