JPS6298448A - メモリアクセス排他制御方式 - Google Patents

メモリアクセス排他制御方式

Info

Publication number
JPS6298448A
JPS6298448A JP60238331A JP23833185A JPS6298448A JP S6298448 A JPS6298448 A JP S6298448A JP 60238331 A JP60238331 A JP 60238331A JP 23833185 A JP23833185 A JP 23833185A JP S6298448 A JPS6298448 A JP S6298448A
Authority
JP
Japan
Prior art keywords
unlock
processing
request
latch
lock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60238331A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0429099B2 (en:Method
Inventor
Makoto Sekine
関根　良
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60238331A priority Critical patent/JPS6298448A/ja
Publication of JPS6298448A publication Critical patent/JPS6298448A/ja
Publication of JPH0429099B2 publication Critical patent/JPH0429099B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System (AREA)
JP60238331A 1985-10-24 1985-10-24 メモリアクセス排他制御方式 Granted JPS6298448A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60238331A JPS6298448A (ja) 1985-10-24 1985-10-24 メモリアクセス排他制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60238331A JPS6298448A (ja) 1985-10-24 1985-10-24 メモリアクセス排他制御方式

Publications (2)

Publication Number Publication Date
JPS6298448A true JPS6298448A (ja) 1987-05-07
JPH0429099B2 JPH0429099B2 (en:Method) 1992-05-18

Family

ID=17028618

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60238331A Granted JPS6298448A (ja) 1985-10-24 1985-10-24 メモリアクセス排他制御方式

Country Status (1)

Country Link
JP (1) JPS6298448A (en:Method)

Also Published As

Publication number Publication date
JPH0429099B2 (en:Method) 1992-05-18

Similar Documents

Publication Publication Date Title
US3323109A (en) Multiple computer-multiple memory system
CA1227879A (en) Buffer system for input/output portion of digital data processing system
EP0078389B1 (en) Bus contention resolution in data processing apparatus having multiple independant users
EP0380856A2 (en) Method and apparatus for interfacing a system control unit for a multi-processor
JPH06103155A (ja) 共有メモリ制御方法及び共有メモリ制御装置
JPS6235949A (ja) メモリ−装置
GB2235995A (en) Apparatus for read handshake in high-speed asynchronous bus interface
JPS6298448A (ja) メモリアクセス排他制御方式
US7073047B2 (en) Control chip and method for accelerating memory access
JPS6019817B2 (ja) 頁メモリのパホ−マンスを最適化するシステム
EP0073081B1 (en) Data processing system having a control device for controlling an intermediate memory during a bulk data transport between a source device and a destination device
EP0376003A2 (en) Multiprocessing system with interprocessor communications facility
JPS58500735A (ja) 電気通信ネットワ−クにおける端末に送信許可を分配する方法および装置
JP2892113B2 (ja) アドレスロック方式
JP2621315B2 (ja) 情報処理装置
JPH05324529A (ja) データ転送装置及びデータ転送方法
JPH03132857A (ja) 複数ｃｐｕ間データ転送回路
JPH0962633A (ja) ネットワーク制御装置
JPS63228856A (ja) 通信制御装置
JPH05108476A (ja) 主記憶制御装置
US5123093A (en) Operational processor for performing a memory access and an operational process in parallel
JPH0646411B2 (ja) 終了ト−クン出力回路
JP2856709B2 (ja) バス間結合システム
JPH0376505B2 (en:Method)
JPH05197610A (ja) 主記憶プリポート制御方式