JPS627713B2 - - Google Patents
Info
- Publication number
- JPS627713B2 JPS627713B2 JP7901378A JP7901378A JPS627713B2 JP S627713 B2 JPS627713 B2 JP S627713B2 JP 7901378 A JP7901378 A JP 7901378A JP 7901378 A JP7901378 A JP 7901378A JP S627713 B2 JPS627713 B2 JP S627713B2
- Authority
- JP
- Japan
- Prior art keywords
- mos
- potential
- mos transistor
- constant voltage
- fet
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 claims description 13
- 101100484930 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) VPS41 gene Proteins 0.000 description 8
- 238000010586 diagram Methods 0.000 description 6
- 230000015556 catabolic process Effects 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 230000007423 decrease Effects 0.000 description 3
- 230000003071 parasitic effect Effects 0.000 description 3
- 239000000758 substrate Substances 0.000 description 3
- 238000005513 bias potential Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Protection Of Static Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7901378A JPS556857A (en) | 1978-06-28 | 1978-06-28 | Semiconductor integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7901378A JPS556857A (en) | 1978-06-28 | 1978-06-28 | Semiconductor integrated circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS556857A JPS556857A (en) | 1980-01-18 |
JPS627713B2 true JPS627713B2 (enrdf_load_stackoverflow) | 1987-02-18 |
Family
ID=13678054
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7901378A Granted JPS556857A (en) | 1978-06-28 | 1978-06-28 | Semiconductor integrated circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS556857A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5510729A (en) * | 1995-03-27 | 1996-04-23 | General Datacomm, Inc. | Output characteristics stabilization of CMOS devices |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4610654Y1 (enrdf_load_stackoverflow) * | 1968-03-27 | 1971-04-14 |
-
1978
- 1978-06-28 JP JP7901378A patent/JPS556857A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS556857A (en) | 1980-01-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2788843B2 (ja) | 基準電圧発生器 | |
US5434534A (en) | CMOS voltage reference circuit | |
US5057722A (en) | Delay circuit having stable delay time | |
EP0472202B1 (en) | Current mirror type constant current source circuit having less dependence upon supplied voltage | |
US4736117A (en) | VDS clamp for limiting impact ionization in high density CMOS devices | |
JPH0679262B2 (ja) | 参照電圧回路 | |
US4071784A (en) | MOS input buffer with hysteresis | |
JPS598962B2 (ja) | Cmos サドウゾウフクキカイロ | |
JPS5942495B2 (ja) | 負性抵抗回路 | |
US4602207A (en) | Temperature and power supply stable current source | |
JP2872058B2 (ja) | 出力バッファ回路 | |
JPH0720026B2 (ja) | 電流制限回路 | |
JPS5928723A (ja) | アナログスイツチ回路 | |
JPS627713B2 (enrdf_load_stackoverflow) | ||
KR0136371B1 (ko) | 모스(mos) 기술의 집적화 트랜지스터회로 | |
JPS627712B2 (enrdf_load_stackoverflow) | ||
JP2926921B2 (ja) | パワーオンリセット回路 | |
JPH11134051A (ja) | 基準電圧回路 | |
US4404477A (en) | Detection circuit and structure therefor | |
JP3025921B2 (ja) | パワーオンリセット回路 | |
KR900001812B1 (ko) | 단락방지 버퍼회로 | |
JPH05167407A (ja) | 半導体装置 | |
JP2544157B2 (ja) | 半導体集積回路装置 | |
JP2674143B2 (ja) | 半導体集積回路 | |
JPH0611626Y2 (ja) | デプレツシヨン型fet直流バイアス回路 |