JPS6261973B2 - - Google Patents

Info

Publication number
JPS6261973B2
JPS6261973B2 JP56014325A JP1432581A JPS6261973B2 JP S6261973 B2 JPS6261973 B2 JP S6261973B2 JP 56014325 A JP56014325 A JP 56014325A JP 1432581 A JP1432581 A JP 1432581A JP S6261973 B2 JPS6261973 B2 JP S6261973B2
Authority
JP
Japan
Prior art keywords
latch
circuit
input
combinational circuit
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56014325A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57130156A (en
Inventor
Toshio Igarashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56014325A priority Critical patent/JPS57130156A/ja
Publication of JPS57130156A publication Critical patent/JPS57130156A/ja
Publication of JPS6261973B2 publication Critical patent/JPS6261973B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318577—AC testing, e.g. current testing, burn-in
    • G01R31/31858—Delay testing

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP56014325A 1981-02-04 1981-02-04 Integrated circuit Granted JPS57130156A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56014325A JPS57130156A (en) 1981-02-04 1981-02-04 Integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56014325A JPS57130156A (en) 1981-02-04 1981-02-04 Integrated circuit

Publications (2)

Publication Number Publication Date
JPS57130156A JPS57130156A (en) 1982-08-12
JPS6261973B2 true JPS6261973B2 (es) 1987-12-24

Family

ID=11857915

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56014325A Granted JPS57130156A (en) 1981-02-04 1981-02-04 Integrated circuit

Country Status (1)

Country Link
JP (1) JPS57130156A (es)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0444856Y2 (es) * 1986-10-22 1992-10-22

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0769394B2 (ja) * 1987-05-12 1995-07-31 日本電気株式会社 論理回路試験機

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0444856Y2 (es) * 1986-10-22 1992-10-22

Also Published As

Publication number Publication date
JPS57130156A (en) 1982-08-12

Similar Documents

Publication Publication Date Title
Schafer et al. Partner SRLs for improved shift register diagnostics
US11073556B2 (en) Low pin count reversible scan architecture
US4912395A (en) Testable LSI device incorporating latch/shift registers and method of testing the same
JPH03148079A (ja) 自己テスト可能な論理回路
US7237168B2 (en) Design for test of analog module systems
US11408938B2 (en) Bidirectional scan cells for single-path reversible scan chains
US20020188904A1 (en) Efficiency of fault simulation by logic backtracking
US6105156A (en) LSI tester for use in LSI fault analysis
JPS6261973B2 (es)
US11092645B2 (en) Chain testing and diagnosis using two-dimensional scan architecture
JPH06160489A (ja) バウンダリスキャン内部テスト方式
JP2837703B2 (ja) 故障診断装置
JPH05119122A (ja) スキヤン回路のテストパターン生成方法
JPS645461B2 (es)
JPH0210178A (ja) 論理回路
JP3588052B2 (ja) バウンダリスキャンテスト回路
JPH06194416A (ja) 順序回路を含む論理回路の診断システムおよび診断方法
KR100345673B1 (ko) 자기 진단 가능한 집적 회로
JPS6336534B2 (es)
US6507925B1 (en) Spatial and temporal alignment of a scan dump for debug of scan-based designs
JPH0766030B2 (ja) 論理パッケージの診断方法
JPH04165644A (ja) 半導体集積回路装置
JP2723676B2 (ja) 半導体集積回路
JPH0949863A (ja) 半導体集積回路装置の故障検査方法
JPS60111173A (ja) Ｉｃ試験装置