JPS6261172B2 - - Google Patents

Info

Publication number
JPS6261172B2
JPS6261172B2 JP56102745A JP10274581A JPS6261172B2 JP S6261172 B2 JPS6261172 B2 JP S6261172B2 JP 56102745 A JP56102745 A JP 56102745A JP 10274581 A JP10274581 A JP 10274581A JP S6261172 B2 JPS6261172 B2 JP S6261172B2
Authority
JP
Japan
Prior art keywords
reset
signal
circuit
output
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56102745A
Other languages
English (en)
Japanese (ja)
Other versions
JPS585026A (ja
Inventor
Kyoto Oota
Makoto Yamatani
Tsunezo Adachi
Yasuhiko Kajimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electronics Corp filed Critical Matsushita Electronics Corp
Priority to JP56102745A priority Critical patent/JPS585026A/ja
Publication of JPS585026A publication Critical patent/JPS585026A/ja
Publication of JPS6261172B2 publication Critical patent/JPS6261172B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/22—Modifications for ensuring a predetermined initial state when the supply voltage has been applied

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Electronic Switches (AREA)
JP56102745A 1981-07-01 1981-07-01 半導体集積回路 Granted JPS585026A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56102745A JPS585026A (ja) 1981-07-01 1981-07-01 半導体集積回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56102745A JPS585026A (ja) 1981-07-01 1981-07-01 半導体集積回路

Publications (2)

Publication Number Publication Date
JPS585026A JPS585026A (ja) 1983-01-12
JPS6261172B2 true JPS6261172B2 (en, 2012) 1987-12-19

Family

ID=14335759

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56102745A Granted JPS585026A (ja) 1981-07-01 1981-07-01 半導体集積回路

Country Status (1)

Country Link
JP (1) JPS585026A (en, 2012)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61229113A (ja) * 1985-04-03 1986-10-13 Nec Corp タイミング信号発生回路
JPS62130023A (ja) * 1985-12-02 1987-06-12 Matsushita Electric Ind Co Ltd 論理回路の初期化方法
JP5481871B2 (ja) * 2009-02-17 2014-04-23 富士通セミコンダクター株式会社 多電源システム、半導体集積回路

Also Published As

Publication number Publication date
JPS585026A (ja) 1983-01-12

Similar Documents

Publication Publication Date Title
US7639052B2 (en) Power-on-reset circuitry
JPS60212028A (ja) リセツト回路
US5291425A (en) Test mode setting arrangement for use in microcomputer
US5065047A (en) Digital circuit including fail-safe circuit
JPS6261172B2 (en, 2012)
KR100205847B1 (ko) 모드 설정회로를 구비한 정보처리 장치
JPH05315931A (ja) レベルシフト回路
JPS60140834A (ja) テスト回路内蔵型半導体集積回路
US5402018A (en) Semiconductor integrated circuit
US6570426B2 (en) Delay circuit
JP2588244B2 (ja) 半導体装置
US5732034A (en) Semiconductor memory device having an address key circuit for reducing power consumption
JPH08274607A (ja) Ｃｐｕの電源電圧監視回路
JPS578858A (en) Integrated circuit package
JP2536907B2 (ja) 動作保証回路を有する診断用回路
JP3085806B2 (ja) Ｃｍｏｓ型半導体集積回路装置
JPH04296112A (ja) レジスタ回路
JPH0545988Y2 (en, 2012)
JPH0640112B2 (ja) 電源電圧検出保持回路
JP2842733B2 (ja) 半導体集積回路
JPH0544051B2 (en, 2012)
KR940000311Y1 (ko) 백업 배터리 검사회로
JPH10253710A (ja) 半導体装置及びその測定方法
JPH0621815A (ja) 集積回路
JPH0526981A (ja) 半導体集積回路のテスト用回路