JPS62588B2 - - Google Patents

Info

Publication number
JPS62588B2
JPS62588B2 JP53112469A JP11246978A JPS62588B2 JP S62588 B2 JPS62588 B2 JP S62588B2 JP 53112469 A JP53112469 A JP 53112469A JP 11246978 A JP11246978 A JP 11246978A JP S62588 B2 JPS62588 B2 JP S62588B2
Authority
JP
Japan
Prior art keywords
region
layer
silicon
emitter
collector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP53112469A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5466076A (en
Inventor
Gandatsupa Anansa Narajipaa
Shin Batsuteia Harusaran
Reo Uorushu Jeemuzu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS5466076A publication Critical patent/JPS5466076A/ja
Publication of JPS62588B2 publication Critical patent/JPS62588B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H10P76/40—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/113—Isolations within a component, i.e. internal isolations
    • H10D62/115—Dielectric isolations, e.g. air gaps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
    • H10D64/281—Base electrodes for bipolar transistors
    • H10P32/1414—
    • H10P32/171—
    • H10W10/0143—
    • H10W10/17—
    • H10W20/4451—
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/051—Etching
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/122—Polycrystalline
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/131—Reactive ion etching rie

Landscapes

  • Bipolar Transistors (AREA)
JP11246978A 1977-10-25 1978-09-14 Semiconductor bipolar device Granted JPS5466076A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/844,769 US4160991A (en) 1977-10-25 1977-10-25 High performance bipolar device and method for making same

Publications (2)

Publication Number Publication Date
JPS5466076A JPS5466076A (en) 1979-05-28
JPS62588B2 true JPS62588B2 (index.php) 1987-01-08

Family

ID=25293582

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11246978A Granted JPS5466076A (en) 1977-10-25 1978-09-14 Semiconductor bipolar device

Country Status (9)

Country Link
US (1) US4160991A (index.php)
EP (1) EP0001550B1 (index.php)
JP (1) JPS5466076A (index.php)
AU (1) AU517690B2 (index.php)
BR (1) BR7806949A (index.php)
CA (1) CA1097825A (index.php)
DE (1) DE2861136D1 (index.php)
ES (1) ES474421A1 (index.php)
IT (1) IT1159126B (index.php)

Families Citing this family (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4277883A (en) * 1977-12-27 1981-07-14 Raytheon Company Integrated circuit manufacturing method
US4157269A (en) * 1978-06-06 1979-06-05 International Business Machines Corporation Utilizing polysilicon diffusion sources and special masking techniques
US4209350A (en) * 1978-11-03 1980-06-24 International Business Machines Corporation Method for forming diffusions having narrow dimensions utilizing reactive ion etching
US4209349A (en) * 1978-11-03 1980-06-24 International Business Machines Corporation Method for forming a narrow dimensioned mask opening on a silicon body utilizing reactive ion etching
US4269636A (en) * 1978-12-29 1981-05-26 Harris Corporation Method of fabricating self-aligned bipolar transistor process and device utilizing etching and self-aligned masking
US4214315A (en) * 1979-03-16 1980-07-22 International Business Machines Corporation Method for fabricating vertical NPN and PNP structures and the resulting product
US4238278A (en) * 1979-06-14 1980-12-09 International Business Machines Corporation Polycrystalline silicon oxidation method for making shallow and deep isolation trenches
US4338622A (en) * 1979-06-29 1982-07-06 International Business Machines Corporation Self-aligned semiconductor circuits and process therefor
US4252582A (en) * 1980-01-25 1981-02-24 International Business Machines Corporation Self aligned method for making bipolar transistor having minimum base to emitter contact spacing
US4309812A (en) * 1980-03-03 1982-01-12 International Business Machines Corporation Process for fabricating improved bipolar transistor utilizing selective etching
US4318751A (en) * 1980-03-13 1982-03-09 International Business Machines Corporation Self-aligned process for providing an improved high performance bipolar transistor
US4319932A (en) * 1980-03-24 1982-03-16 International Business Machines Corporation Method of making high performance bipolar transistor with polysilicon base contacts
US4259680A (en) * 1980-04-17 1981-03-31 Bell Telephone Laboratories, Incorporated High speed lateral bipolar transistor
US4339767A (en) * 1980-05-05 1982-07-13 International Business Machines Corporation High performance PNP and NPN transistor structure
US4691219A (en) * 1980-07-08 1987-09-01 International Business Machines Corporation Self-aligned polysilicon base contact structure
US4758528A (en) * 1980-07-08 1988-07-19 International Business Machines Corporation Self-aligned metal process for integrated circuit metallization
US4409722A (en) * 1980-08-29 1983-10-18 International Business Machines Corporation Borderless diffusion contact process and structure
US4484211A (en) * 1981-02-04 1984-11-20 Matsushita Electric Industrial Co., Ltd. Oxide walled emitter
US4508579A (en) * 1981-03-30 1985-04-02 International Business Machines Corporation Lateral device structures using self-aligned fabrication techniques
US4437897A (en) 1982-05-18 1984-03-20 International Business Machines Corporation Fabrication process for a shallow emitter/base transistor using same polycrystalline layer
EP0096096B1 (de) * 1982-06-14 1987-09-16 Ibm Deutschland Gmbh Verfahren zur Einstellung des Kantenwinkels in Polysilicium
US4464825A (en) * 1983-02-17 1984-08-14 Harris Corporation Process for fabrication of high-speed radiation hard bipolar semiconductor devices
JPS6038873A (ja) * 1983-08-11 1985-02-28 Rohm Co Ltd 半導体装置の製造方法
US4656050A (en) * 1983-11-30 1987-04-07 International Business Machines Corporation Method of producing electronic components utilizing cured vinyl and/or acetylene terminated copolymers
DE3586341T2 (de) * 1984-02-03 1993-02-04 Advanced Micro Devices Inc Bipolartransistor mit in schlitzen gebildeten aktiven elementen.
US4609934A (en) * 1984-04-06 1986-09-02 Advanced Micro Devices, Inc. Semiconductor device having grooves of different depths for improved device isolation
JPS6146063A (ja) * 1984-08-10 1986-03-06 Hitachi Ltd 半導体装置の製造方法
US4574469A (en) * 1984-09-14 1986-03-11 Motorola, Inc. Process for self-aligned buried layer, channel-stop, and isolation
US4583282A (en) * 1984-09-14 1986-04-22 Motorola, Inc. Process for self-aligned buried layer, field guard, and isolation
US4568601A (en) * 1984-10-19 1986-02-04 International Business Machines Corporation Use of radiation sensitive polymerizable oligomers to produce polyimide negative resists and planarized dielectric components for semiconductor structures
JPH0658912B2 (ja) * 1985-05-07 1994-08-03 日本電信電話株式会社 バイポーラトランジスタの製造方法
US4711017A (en) * 1986-03-03 1987-12-08 Trw Inc. Formation of buried diffusion devices
US4910575A (en) * 1986-06-16 1990-03-20 Matsushita Electric Industrial Co., Ltd. Semiconductor integrated circuit and its manufacturing method
JPH0760809B2 (ja) * 1987-09-08 1995-06-28 日本電気株式会社 半導体装置の製造方法
GR1000174B (el) * 1989-10-20 1991-12-10 Minas Iosifidis Επιφανειες εφαρμογης κρεμαστων επιχρισματων.
US5159429A (en) * 1990-01-23 1992-10-27 International Business Machines Corporation Semiconductor device structure employing a multi-level epitaxial structure and method of manufacturing same
DE4309898B4 (de) * 1992-03-30 2005-11-03 Rohm Co. Ltd. Verfahren zur Herstellung eines Bipolartransistors mit einer Polysiliziumschicht zwischen einem Halbleiterbereich und einem Oberflächenelektrodenmetall
JP3311044B2 (ja) * 1992-10-27 2002-08-05 株式会社東芝 半導体装置の製造方法
US5294558A (en) * 1993-06-01 1994-03-15 International Business Machines Corporation Method of making double-self-aligned bipolar transistor structure
WO1996024160A2 (en) * 1995-01-30 1996-08-08 Philips Electronics N.V. Method of manufacturing a semiconductor device with a semiconductor body with field insulation regions provided with recessed connection conductors
US6063699A (en) * 1998-08-19 2000-05-16 International Business Machines Corporation Methods for making high-aspect ratio holes in semiconductor and its application to a gate damascene process for sub- 0.05 micron mosfets
US7635059B1 (en) 2000-02-02 2009-12-22 Imonex Services, Inc. Apparatus and method for rejecting jammed coins
JP6729999B2 (ja) * 2015-02-16 2020-07-29 富士電機株式会社 半導体装置
US11094806B2 (en) 2017-12-29 2021-08-17 Texas Instruments Incorporated Fabricating transistors with implanting dopants at first and second dosages in the collector region to form the base region

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1457139A (en) * 1973-09-27 1976-12-01 Hitachi Ltd Method of manufacturing semiconductor device
JPS5242670B2 (index.php) * 1973-12-12 1977-10-26
JPS5215262A (en) * 1975-07-28 1977-02-04 Nippon Telegr & Teleph Corp <Ntt> Semiconductor device and its manufacturing method
JPS52117579A (en) * 1976-03-30 1977-10-03 Nec Corp Semiconductor device
JPS5427774A (en) * 1977-08-03 1979-03-02 Nec Corp Semiconductor device

Also Published As

Publication number Publication date
ES474421A1 (es) 1979-04-16
AU517690B2 (en) 1981-08-20
DE2861136D1 (en) 1981-12-17
BR7806949A (pt) 1979-05-15
US4160991A (en) 1979-07-10
IT1159126B (it) 1987-02-25
EP0001550B1 (de) 1981-10-07
IT7828121A0 (it) 1978-09-27
JPS5466076A (en) 1979-05-28
EP0001550A1 (de) 1979-05-02
AU3844878A (en) 1980-01-31
CA1097825A (en) 1981-03-17

Similar Documents

Publication Publication Date Title
JPS62588B2 (index.php)
US4546536A (en) Fabrication methods for high performance lateral bipolar transistors
US4236294A (en) High performance bipolar device and method for making same
EP0188291B1 (en) Bipolar semiconductor device and method of manufacturing the same
JPH0119404Y2 (index.php)
US4412378A (en) Method for manufacturing semiconductor device utilizing selective masking, etching and oxidation
JPH05347383A (ja) 集積回路の製法
US4228450A (en) Buried high sheet resistance structure for high density integrated circuits with reach through contacts
JPH0644568B2 (ja) 横型トランジスタの製造方法
US5139961A (en) Reducing base resistance of a bjt by forming a self aligned silicide in the single crystal region of the extrinsic base
US4214315A (en) Method for fabricating vertical NPN and PNP structures and the resulting product
US4408387A (en) Method for producing a bipolar transistor utilizing an oxidized semiconductor masking layer in conjunction with an anti-oxidation mask
JP2581652B2 (ja) バイポ−ラ・トランジスタ構造の製造方法
US4982244A (en) Buried Schottky clamped transistor
US20030080394A1 (en) Control of dopant diffusion from polysilicon emitters in bipolar integrated circuits
US4322882A (en) Method for making an integrated injection logic structure including a self-aligned base contact
US4573256A (en) Method for making a high performance transistor integrated circuit
JP2673943B2 (ja) Ｐ型領域に低抵抗オーム接点を形成する方法
US4735912A (en) Process of fabricating a semiconductor IC device
JPH0646638B2 (ja) 縦型バイポーラ・トランジスタ及びその製造方法
US5443994A (en) Method of fabricating a semiconductor device having a borosilicate glass spacer
EP0030147A1 (en) Method for manufacturing a semiconductor integrated circuit
JPH0241170B2 (index.php)
US4691436A (en) Method for fabricating a bipolar semiconductor device by undercutting and local oxidation
JPH0645537A (ja) 集積回路の製造方法