JPS625645U - - Google Patents

Info

Publication number
JPS625645U
JPS625645U JP1985096765U JP9676585U JPS625645U JP S625645 U JPS625645 U JP S625645U JP 1985096765 U JP1985096765 U JP 1985096765U JP 9676585 U JP9676585 U JP 9676585U JP S625645 U JPS625645 U JP S625645U
Authority
JP
Japan
Prior art keywords
circuit board
heat sink
peripheral edge
along
hybrid
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1985096765U
Other languages
English (en)
Other versions
JPH046209Y2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1985096765U priority Critical patent/JPH046209Y2/ja
Publication of JPS625645U publication Critical patent/JPS625645U/ja
Application granted granted Critical
Publication of JPH046209Y2 publication Critical patent/JPH046209Y2/ja
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate

Description

【図面の簡単な説明】
第１図は本考案によるハイブリツドＩＣの斜視
図で、その一部は破断面で表示されている。第２
図は、第１図のＩ―Ｉ線に沿つた断面図である。
第３図は、従来のハイブリツドＩＣの一部を示す
断面図である。 １……回路基板、１ａ〜１ｄ……回路基板の周
縁部、２，３，４，５……電子部品、７……接着
剤、８……放熱板、８ａ〜８ｄ……放熱板の周縁
部、８ｅ〜８ｆ……放熱板の脚部、９……保護樹
脂、１０……封止樹脂、１１……外部リード、１
２，１２ａ〜１２ｈ……段差部。

Claims (1)

  1. 【実用新案登録請求の範囲】 (1) 複数の電子部品が固着・形成された回路面
    を有し、かつ外部リードの一端部が固着されてい
    る回路基板と、該回路基板の前記回路面とは反対
    側の主面に固着された放熱板と、該放熱板及び前
    記回路基板とを被覆する封止樹脂とを有するハイ
    ブリツトＩＣにおいて、 前記封止樹脂が粉体塗装で形成され、かつ前記
    回路基板と前記放熱板のうちいずれか一方の周縁
    が他方の周縁に対して突出することにより前記回
    路基板と前記放熱板の全周縁部に沿つて段差部が
    形成されていることを特徴とする粉体塗装で樹脂
    封止されたハイブリツドＩＣ。 (2) 前記回路基板の平面形状が四角形で、前記
    回路基板の一辺に沿つて前記外部リードが複数本
    並列配置され、前記外部リードの一端部が２又状
    に形成されて前記回路基板の端部を狭持するよう
    に固着されており、前記外部リードが並列配置さ
    れている前記回路基板の一辺に沿つて、前記回路
    基板の周縁が前記放熱板の周縁よりも突出するこ
    とによつて前記段差部が形成され、前記回路基板
    の一辺を除く他の３辺に沿つて、前記放熱板の周
    縁が前記回路基板の周縁よりも突出することによ
    つて前記段差部が形成されている実用新案登録請
    求の範囲第(1)項記載の粉体塗装で樹脂封止され
    たハイブリツドＩＣ。
JP1985096765U 1985-06-27 1985-06-27 Expired JPH046209Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1985096765U JPH046209Y2 (ja) 1985-06-27 1985-06-27

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1985096765U JPH046209Y2 (ja) 1985-06-27 1985-06-27

Publications (2)

Publication Number Publication Date
JPS625645U true JPS625645U (ja) 1987-01-14
JPH046209Y2 JPH046209Y2 (ja) 1992-02-20

Family

ID=30962893

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1985096765U Expired JPH046209Y2 (ja) 1985-06-27 1985-06-27

Country Status (1)

Country Link
JP (1) JPH046209Y2 (ja)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56174859U (ja) * 1980-05-26 1981-12-23
JPS5839018A (ja) * 1981-09-02 1983-03-07 Mitsubishi Electric Corp 混成集積回路の組立方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56174859U (ja) * 1980-05-26 1981-12-23
JPS5839018A (ja) * 1981-09-02 1983-03-07 Mitsubishi Electric Corp 混成集積回路の組立方法

Also Published As

Publication number Publication date
JPH046209Y2 (ja) 1992-02-20

Similar Documents

Publication Publication Date Title
JPS625645U (ja)
JPS6292653U (ja)
JPS61129397U (ja)
JPS6350853Y2 (ja)
JPH047175U (ja)
JPS6291443U (ja)
JPH01108951U (ja)
JPH0189789U (ja)
JPS59176152U (ja) ハイブリツド集積回路の構造
JPS5942097U (ja) 放熱板取り付け構造
JPS6052629U (ja) 混成集積回路装置
JPS6172896U (ja)
JPS61111160U (ja)
JPH0211342U (ja)
JPS6217181U (ja)
JPS6194357U (ja)
JPS61134080U (ja)
JPS61119957U (ja)
JPS6284970U (ja)
JPH03122546U (ja)
JPS6214739U (ja)
JPS6049662U (ja) チップ部品の実装構造
JPH0415852U (ja)
JPS6237964U (ja)
JPS61196541U (ja)