JPS6255186B2 - - Google Patents
Info
- Publication number
- JPS6255186B2 JPS6255186B2 JP54158351A JP15835179A JPS6255186B2 JP S6255186 B2 JPS6255186 B2 JP S6255186B2 JP 54158351 A JP54158351 A JP 54158351A JP 15835179 A JP15835179 A JP 15835179A JP S6255186 B2 JPS6255186 B2 JP S6255186B2
- Authority
- JP
- Japan
- Prior art keywords
- speed
- low
- cpu
- central processing
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 claims description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Landscapes
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15835179A JPS5680759A (en) | 1979-12-06 | 1979-12-06 | Control system for plural central processors |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15835179A JPS5680759A (en) | 1979-12-06 | 1979-12-06 | Control system for plural central processors |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5680759A JPS5680759A (en) | 1981-07-02 |
JPS6255186B2 true JPS6255186B2 (pt) | 1987-11-18 |
Family
ID=15669745
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15835179A Granted JPS5680759A (en) | 1979-12-06 | 1979-12-06 | Control system for plural central processors |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5680759A (pt) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56140459A (en) * | 1980-04-04 | 1981-11-02 | Hitachi Ltd | Data processing system |
JPH083772B2 (ja) * | 1988-03-08 | 1996-01-17 | 富士通株式会社 | マイクロコンピュータシステムのクロック信号供給装置 |
JPH02135564A (ja) * | 1988-11-16 | 1990-05-24 | Sony Corp | データ処理装置 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50114950A (pt) * | 1974-02-18 | 1975-09-09 |
-
1979
- 1979-12-06 JP JP15835179A patent/JPS5680759A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50114950A (pt) * | 1974-02-18 | 1975-09-09 |
Also Published As
Publication number | Publication date |
---|---|
JPS5680759A (en) | 1981-07-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS56140459A (en) | Data processing system | |
JPS6255186B2 (pt) | ||
JPS57182257A (en) | Data interchange system of data processing system | |
JPS6290742A (ja) | 中央処理装置の性能を向上させる方法および装置 | |
JPH0133864B2 (pt) | ||
JPS6315628B2 (pt) | ||
JPS6364588A (ja) | モ−タのデイジタル制御装置 | |
JPS60181812A (ja) | キ−ボ−ド制御装置 | |
JPS5679357A (en) | Control unit having hierarchical processor and memory | |
JPS6313558Y2 (pt) | ||
JP2684663B2 (ja) | マイクロプログラム制御回路 | |
JPS5913763B2 (ja) | バス使用制御方法及び装置 | |
JPH09146896A (ja) | マルチcpu制御装置 | |
JPS59176863A (ja) | タイマ同期化方式 | |
JPH03201156A (ja) | 演算処理装置の制御装置 | |
JPS62121649U (pt) | ||
JPS6310465B2 (pt) | ||
JPH0820941B2 (ja) | マイクロプロセッサ | |
JPS60263255A (ja) | プロセツサ同期方式 | |
JPS63156248A (ja) | 仮想計算機方式 | |
JPS61166631A (ja) | マイクロプログラム制御処理方法 | |
JPH0789350B2 (ja) | 実時間多重処理方式 | |
JPS61206062A (ja) | デ−タ転送方式 | |
JPH01185733A (ja) | 入出力エミュレーション方式 | |
JPH04317599A (ja) | イメージングユニットの駆動装置 |