JPS6244465U - - Google Patents

Info

Publication number
JPS6244465U
JPS6244465U JP13579185U JP13579185U JPS6244465U JP S6244465 U JPS6244465 U JP S6244465U JP 13579185 U JP13579185 U JP 13579185U JP 13579185 U JP13579185 U JP 13579185U JP S6244465 U JPS6244465 U JP S6244465U
Authority
JP
Japan
Prior art keywords
semiconductor element
mounting structure
leads
utility
conductor pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13579185U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP13579185U priority Critical patent/JPS6244465U/ja
Publication of JPS6244465U publication Critical patent/JPS6244465U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はこの考案の一実施例による実装断面図
、第2図は従来の実装断面図である。 図において、1はトランジスタ、2はリード、
3は基板、4は半田、4aは半田層である。なお
、図中、同一符号は同一、又は相当部分を示す。
FIG. 1 is a sectional view of an implementation according to an embodiment of this invention, and FIG. 2 is a sectional view of a conventional implementation. In the figure, 1 is a transistor, 2 is a lead,
3 is a substrate, 4 is a solder, and 4a is a solder layer. In addition, in the figures, the same reference numerals indicate the same or equivalent parts.

Claims (1)

【実用新案登録請求の範囲】 (1) 基板の導体パターンに半導体素子のリード
を接合させて半田付けを行なう実装構造において
、上記半導体素子のリードに予備半田を施すと共
に上記基板の導体パターン上に予備半田を施し、
上記導体パターンと上記リードの接合面間に所定
厚さの半田層を形成したことを特徴とする半導体
素子の実装構造。 (2) 半導体素子は電力増幅用トランジスタであ
ることを特徴とする実用新案登録請求の範囲第1
項記載の半導体素子の実装構造。
[Claims for Utility Model Registration] (1) In a mounting structure in which leads of a semiconductor element are bonded and soldered to a conductor pattern of a substrate, preliminary soldering is applied to the leads of the semiconductor element, and at the same time, Apply preliminary soldering,
A mounting structure for a semiconductor element, characterized in that a solder layer of a predetermined thickness is formed between the bonding surfaces of the conductor pattern and the lead. (2) Claim No. 1 for utility model registration, characterized in that the semiconductor element is a power amplification transistor.
Mounting structure of the semiconductor element described in .
JP13579185U 1985-09-03 1985-09-03 Pending JPS6244465U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13579185U JPS6244465U (en) 1985-09-03 1985-09-03

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13579185U JPS6244465U (en) 1985-09-03 1985-09-03

Publications (1)

Publication Number Publication Date
JPS6244465U true JPS6244465U (en) 1987-03-17

Family

ID=31038312

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13579185U Pending JPS6244465U (en) 1985-09-03 1985-09-03

Country Status (1)

Country Link
JP (1) JPS6244465U (en)

Similar Documents

Publication Publication Date Title
JPH0183331U (en)
JPS6244465U (en)
JPH031540U (en)
JPS6395271U (en)
JPS6346844U (en)
JPH01135736U (en)
JPS63187330U (en)
JPS60106375U (en) Mounting structure of external lead terminal
JPH01167043U (en)
JPS646041U (en)
JPS61102039U (en)
JPS60167347U (en) semiconductor equipment
JPS63149546U (en)
JPH0336478U (en)
JPS6226050U (en)
JPS61149341U (en)
JPS6194356U (en)
JPS62140775U (en)
JPS6192064U (en)
JPS587338U (en) Ground chip for semiconductor devices
JPS58131654U (en) Thick film electrode structure
JPS6037240U (en) hybrid integrated circuit
JPH03122548U (en)
JPH0173963U (en)
JPS61149354U (en)