JPS6240746B2 - - Google Patents
Info
- Publication number
- JPS6240746B2 JPS6240746B2 JP4029283A JP4029283A JPS6240746B2 JP S6240746 B2 JPS6240746 B2 JP S6240746B2 JP 4029283 A JP4029283 A JP 4029283A JP 4029283 A JP4029283 A JP 4029283A JP S6240746 B2 JPS6240746 B2 JP S6240746B2
- Authority
- JP
- Japan
- Prior art keywords
- tag
- channel
- reset
- synchronization
- overrun
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Information Transfer Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4029283A JPS59165121A (ja) | 1983-03-11 | 1983-03-11 | チヤネルのオ−バ−ラン検出回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4029283A JPS59165121A (ja) | 1983-03-11 | 1983-03-11 | チヤネルのオ−バ−ラン検出回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59165121A JPS59165121A (ja) | 1984-09-18 |
| JPS6240746B2 true JPS6240746B2 (enExample) | 1987-08-29 |
Family
ID=12576525
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4029283A Granted JPS59165121A (ja) | 1983-03-11 | 1983-03-11 | チヤネルのオ−バ−ラン検出回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59165121A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0750454B2 (ja) * | 1986-07-21 | 1995-05-31 | 株式会社日立製作所 | チヤネル装置 |
-
1983
- 1983-03-11 JP JP4029283A patent/JPS59165121A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59165121A (ja) | 1984-09-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0412268B1 (en) | Apparatus for interconnecting a control unit having a parallel bus with a channel having a serial link | |
| US5125081A (en) | Inter-configuration changing controller based upon the connection and configuration information among plurality of clusters and the global storage | |
| JPH0332094B2 (enExample) | ||
| US4495564A (en) | Multi sub-channel adapter with single status/address register | |
| JPH07210500A (ja) | データ転送制御装置 | |
| JPS6240746B2 (enExample) | ||
| JPS602710B2 (ja) | 複合計算機システム | |
| JPH0140432B2 (enExample) | ||
| JPS58119028A (ja) | 入出力装置接続方式 | |
| JP2833782B2 (ja) | 通信制御装置 | |
| JPH0145657B2 (enExample) | ||
| JPH04229352A (ja) | チャネル装置 | |
| JPH0540658A (ja) | 磁気デイスク制御装置 | |
| JPH042981B2 (enExample) | ||
| JPH0154730B2 (enExample) | ||
| JPS61117651A (ja) | インタ−フエイス装置 | |
| JPS61203757A (ja) | デ−タ端末装置の受信バツフア回路 | |
| JPS60136848A (ja) | デ−タ処理装置 | |
| JPS60186955A (ja) | Dma制御方式 | |
| JPS5916036A (ja) | 入出力制御装置 | |
| JPH0760419B2 (ja) | チヤネル装置 | |
| JPS59225648A (ja) | デ−タ送受信方式 | |
| JPH0363098B2 (enExample) | ||
| JPS61250762A (ja) | デ−タ転送装置 | |
| JPH0458218B2 (enExample) |