JPS6240745B2 - - Google Patents

Info

Publication number
JPS6240745B2
JPS6240745B2 JP5310883A JP5310883A JPS6240745B2 JP S6240745 B2 JPS6240745 B2 JP S6240745B2 JP 5310883 A JP5310883 A JP 5310883A JP 5310883 A JP5310883 A JP 5310883A JP S6240745 B2 JPS6240745 B2 JP S6240745B2
Authority
JP
Japan
Prior art keywords
input
channel
data
input buffer
buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP5310883A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59177634A (ja
Inventor
Toshimitsu Tokumoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP5310883A priority Critical patent/JPS59177634A/ja
Publication of JPS59177634A publication Critical patent/JPS59177634A/ja
Publication of JPS6240745B2 publication Critical patent/JPS6240745B2/ja
Granted legal-status Critical Current

Links

JP5310883A 1983-03-29 1983-03-29 入力バツフアの全入力デ−タ長計数方式 Granted JPS59177634A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5310883A JPS59177634A (ja) 1983-03-29 1983-03-29 入力バツフアの全入力デ−タ長計数方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5310883A JPS59177634A (ja) 1983-03-29 1983-03-29 入力バツフアの全入力デ−タ長計数方式

Publications (2)

Publication Number Publication Date
JPS59177634A JPS59177634A (ja) 1984-10-08
JPS6240745B2 true JPS6240745B2 (enrdf_load_stackoverflow) 1987-08-29

Family

ID=12933593

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5310883A Granted JPS59177634A (ja) 1983-03-29 1983-03-29 入力バツフアの全入力デ−タ長計数方式

Country Status (1)

Country Link
JP (1) JPS59177634A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5226341B2 (ja) * 2008-02-27 2013-07-03 富士通株式会社 チャネル装置、情報処理システム、及びデータ転送方法

Also Published As

Publication number Publication date
JPS59177634A (ja) 1984-10-08

Similar Documents

Publication Publication Date Title
KR100225744B1 (ko) 동적연쇄화조작동안레이스상태를막는방법및장치
EP1224538B1 (en) Linked list dma descriptor architecture
JP3433386B2 (ja) 入出力記憶装置への直接メモリアクセスを行う装置及び方法
US5155830A (en) Data processing system capable of performing a direct memory access transfer of data stored in a physical area in a memory
US4040037A (en) Buffer chaining
JPS6240745B2 (enrdf_load_stackoverflow)
JPH0221619B2 (enrdf_load_stackoverflow)
JPH0696007A (ja) Ｄｍａ転送方式
JPS6040064B2 (ja) デ−タ転送制御方式
JPS6142293B2 (enrdf_load_stackoverflow)
JP2533886B2 (ja) デ―タ転送方式
JPH0831076B2 (ja) 入出力処理装置
JP3293838B2 (ja) データ転送方式
JPH0425581B2 (enrdf_load_stackoverflow)
JPS60176144A (ja) レジスタフアイル装置
JPS6048563A (ja) チャネル制御方式
JP3259095B2 (ja) データ転送方法
JPS6033649A (ja) デ−タ転送装置
JPS6074038A (ja) 情報処理装置
JPH0122938B2 (enrdf_load_stackoverflow)
JPS5957361A (ja) デ−タ転送方式
JPS59151242A (ja) デ−タ駆動型計算機の待ち行列制御方式
JPS6174045A (ja) マルチプロセツサシステムにおけるチヤネル制御方式
JPH01261763A (ja) Ｄｍａ転送制御装置
JPS63137350A (ja) チヤネルプログラム実行制御方式