JPS6235687B2 - - Google Patents

Info

Publication number
JPS6235687B2
JPS6235687B2 JP57109492A JP10949282A JPS6235687B2 JP S6235687 B2 JPS6235687 B2 JP S6235687B2 JP 57109492 A JP57109492 A JP 57109492A JP 10949282 A JP10949282 A JP 10949282A JP S6235687 B2 JPS6235687 B2 JP S6235687B2
Authority
JP
Japan
Prior art keywords
register
rounding
carry
operand
registers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57109492A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58225436A (ja
Inventor
Masafumi Kubo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57109492A priority Critical patent/JPS58225436A/ja
Publication of JPS58225436A publication Critical patent/JPS58225436A/ja
Publication of JPS6235687B2 publication Critical patent/JPS6235687B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • G06F7/508—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages using carry look-ahead circuits
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control
    • G06F7/49947—Rounding

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
JP57109492A 1982-06-25 1982-06-25 まるめ処理制御方式 Granted JPS58225436A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57109492A JPS58225436A (ja) 1982-06-25 1982-06-25 まるめ処理制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57109492A JPS58225436A (ja) 1982-06-25 1982-06-25 まるめ処理制御方式

Publications (2)

Publication Number Publication Date
JPS58225436A JPS58225436A (ja) 1983-12-27
JPS6235687B2 true JPS6235687B2 (en:Method) 1987-08-03

Family

ID=14511616

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57109492A Granted JPS58225436A (ja) 1982-06-25 1982-06-25 まるめ処理制御方式

Country Status (1)

Country Link
JP (1) JPS58225436A (en:Method)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6238937A (ja) * 1985-08-13 1987-02-19 Panafacom Ltd 浮動小数点演算における保護桁処理方式

Also Published As

Publication number Publication date
JPS58225436A (ja) 1983-12-27

Similar Documents

Publication Publication Date Title
US5311458A (en) CPU with integrated multiply/accumulate unit
US3993891A (en) High speed parallel digital adder employing conditional and look-ahead approaches
JP3549549B2 (ja) 算術論理ユニット
JP2983542B2 (ja) 処理高速化装置
US4503511A (en) Computing system with multifunctional arithmetic logic unit in single integrated circuit
GB1523005A (en) Data processing apparatus
US4677582A (en) Operation processing apparatus
JPS6125245A (ja) 丸め処理回路
JPS54159831A (en) Adder and subtractor for numbers different in data length using counter circuit
JPH07107664B2 (ja) 乗算回路
JPH034936B2 (en:Method)
EP0147836A2 (en) Precharge-type carry chained adder circuit
JPS6235687B2 (en:Method)
JPS5968058A (ja) フロ−テイング乗算器
JPH02213938A (ja) 演算装置
JPS6250853B2 (en:Method)
US3947821A (en) Microprogramming apparatus and method
SU798819A1 (ru) Устройство дл нормализации чисел
JP3658879B2 (ja) パイプライン計算機
SU1675897A1 (ru) Устройство дл обработки данных переменной длины
SU1532949A1 (ru) Процессор обработки изображений
JPH0683618A (ja) フラグ制御回路
JPH0330170B2 (en:Method)
SU800992A1 (ru) Комбинационный сумматор
SU1709322A1 (ru) Устройство дл сопр жени с микроЭВМ