JPS6234144B2 - - Google Patents

Info

Publication number
JPS6234144B2
JPS6234144B2 JP17320380A JP17320380A JPS6234144B2 JP S6234144 B2 JPS6234144 B2 JP S6234144B2 JP 17320380 A JP17320380 A JP 17320380A JP 17320380 A JP17320380 A JP 17320380A JP S6234144 B2 JPS6234144 B2 JP S6234144B2
Authority
JP
Japan
Prior art keywords
chip
board
input
pedestal
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP17320380A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5797637A (en
Inventor
Fumyuki Kobayashi
Katsumi Yabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP17320380A priority Critical patent/JPS5797637A/ja
Publication of JPS5797637A publication Critical patent/JPS5797637A/ja
Publication of JPS6234144B2 publication Critical patent/JPS6234144B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Measuring Leads Or Probes (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
JP17320380A 1980-12-10 1980-12-10 Substrate for test of semiconductor chip Granted JPS5797637A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17320380A JPS5797637A (en) 1980-12-10 1980-12-10 Substrate for test of semiconductor chip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17320380A JPS5797637A (en) 1980-12-10 1980-12-10 Substrate for test of semiconductor chip

Publications (2)

Publication Number Publication Date
JPS5797637A JPS5797637A (en) 1982-06-17
JPS6234144B2 true JPS6234144B2 (enrdf_load_stackoverflow) 1987-07-24

Family

ID=15956016

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17320380A Granted JPS5797637A (en) 1980-12-10 1980-12-10 Substrate for test of semiconductor chip

Country Status (1)

Country Link
JP (1) JPS5797637A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6481333A (en) * 1987-09-24 1989-03-27 Hitachi Ltd Test board for flip-chip
US7476555B2 (en) * 2006-11-15 2009-01-13 Airdio Wireless Inc. Method of chip manufacturing

Also Published As

Publication number Publication date
JPS5797637A (en) 1982-06-17

Similar Documents

Publication Publication Date Title
US6268739B1 (en) Method and device for semiconductor testing using electrically conductive adhesives
JP5306224B2 (ja) コンプライアンスを有するマイクロ電子アセンブリ及びそのための方法
EP0073149B1 (en) Semiconductor chip mounting module
JP3694546B2 (ja) 半導体ウェハをプローブする方法
US5786701A (en) Bare die testing
US20030063450A1 (en) Multiple die interconnect system
JP2000111576A (ja) コンタクトストラクチャのパッケ―ジング・相互接続
US6392428B1 (en) Wafer level interposer
JPH08504036A (ja) エリアアレイ配線チップのtabテスト
KR19980047801A (ko) 웨이퍼 레벨 칩 스케일 패키지 및 그의 제조 방법
JPH02133943A (ja) 高集積回路及びその製造方法
JP2000304773A (ja) コンタクトストラクチャのパッケージング・相互接続
JPH08285892A (ja) 裸集積回路デバイスをテストするための構造体
JP2000306961A (ja) プローブカード及び半導体装置の試験方法
JPH10319087A (ja) ダイ検査法およびその装置
US6548756B2 (en) Packaging and interconnection of contact structure
JP2003508898A (ja) マイクロビームアセンブリおよび集積回路と基板との内部連結方法
US6673653B2 (en) Wafer-interposer using a ceramic substrate
JPH0737948A (ja) ダイ試験装置
JP2001201534A (ja) 集積回路の試験
JP2715793B2 (ja) 半導体装置及びその製造方法
US5945734A (en) Wire-bond free input/output interface for GaAs ICs with means of determining known good die
US5940680A (en) Method for manufacturing known good die array having solder bumps
JPS6234144B2 (enrdf_load_stackoverflow)
US6281693B1 (en) Semiconductor device test board and a method of testing a semiconductor device