JPS6232511B2 - - Google Patents
Info
- Publication number
- JPS6232511B2 JPS6232511B2 JP56112381A JP11238181A JPS6232511B2 JP S6232511 B2 JPS6232511 B2 JP S6232511B2 JP 56112381 A JP56112381 A JP 56112381A JP 11238181 A JP11238181 A JP 11238181A JP S6232511 B2 JPS6232511 B2 JP S6232511B2
- Authority
- JP
- Japan
- Prior art keywords
- shift register
- output terminal
- test
- serial
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012360 testing method Methods 0.000 claims description 38
- 238000012545 processing Methods 0.000 claims description 16
- 238000012795 verification Methods 0.000 claims description 13
- 230000006870 function Effects 0.000 description 3
- 230000002950 deficient Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000013101 initial test Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000010998 test method Methods 0.000 description 2
- 238000005094 computer simulation Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000006386 memory function Effects 0.000 description 1
- 230000002688 persistence Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/27—Built-in tests
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Error Detection And Correction (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL8004176A NL8004176A (nl) | 1980-07-21 | 1980-07-21 | Inrichting voor het testen van een schakeling met digitaal werkende en kombinatorisch werkende onderdelen. |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5752950A JPS5752950A (en) | 1982-03-29 |
JPS6232511B2 true JPS6232511B2 (ru) | 1987-07-15 |
Family
ID=19835648
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56112381A Granted JPS5752950A (en) | 1980-07-21 | 1981-07-20 | Digital signal processor |
Country Status (6)
Country | Link |
---|---|
US (1) | US4435806A (ru) |
JP (1) | JPS5752950A (ru) |
DE (1) | DE3124902A1 (ru) |
FR (1) | FR2487076A1 (ru) |
GB (1) | GB2080551B (ru) |
NL (1) | NL8004176A (ru) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0221302U (ru) * | 1988-07-27 | 1990-02-13 |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2512980B1 (ru) * | 1981-09-14 | 1983-12-23 | Aero Etudes Conseils | |
US4495628A (en) * | 1982-06-17 | 1985-01-22 | Storage Technology Partners | CMOS LSI and VLSI chips having internal delay testing capability |
HU186083B (en) * | 1982-06-24 | 1985-05-28 | Tungsram Reszvenytarsasag | System of automobile headlights |
US4493077A (en) * | 1982-09-09 | 1985-01-08 | At&T Laboratories | Scan testable integrated circuit |
US4519078A (en) * | 1982-09-29 | 1985-05-21 | Storage Technology Corporation | LSI self-test method |
US4513418A (en) * | 1982-11-08 | 1985-04-23 | International Business Machines Corporation | Simultaneous self-testing system |
US4553236A (en) * | 1983-01-25 | 1985-11-12 | Storage Technology Partners | System for detecting and correcting errors in a CMOS computer system |
EP0129508B1 (fr) * | 1983-05-25 | 1987-01-21 | Battelle Memorial Institute | Procédé d'examen et de test d'un dispositif électrique du type des circuits intégrés ou imprimés |
US4551838A (en) * | 1983-06-20 | 1985-11-05 | At&T Bell Laboratories | Self-testing digital circuits |
US4575674A (en) * | 1983-07-01 | 1986-03-11 | Motorola, Inc. | Macrocell array having real time diagnostics |
GB8327753D0 (en) * | 1983-10-17 | 1983-11-16 | Robinson G D | Test generation system |
US4831521A (en) * | 1983-11-10 | 1989-05-16 | General Signal Corporation | Vital processor implemented with non-vital hardware |
US5007018A (en) * | 1983-11-10 | 1991-04-09 | General Signal Corp. | Vital processor implemented with non-vital hardware |
JPS61141022A (ja) * | 1984-12-14 | 1986-06-28 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | キ−ボ−ド・インタ−フエ−ス回路の試験装置 |
GB8432533D0 (en) * | 1984-12-21 | 1985-02-06 | Plessey Co Plc | Integrated circuits |
NL8502476A (nl) * | 1985-09-11 | 1987-04-01 | Philips Nv | Werkwijze voor het testen van dragers met meerdere digitaal-werkende geintegreerde schakelingen, drager voorzien van zulke schakelingen, geintegreerde schakeling geschikt voor het aanbrengen op zo'n drager, en testinrichting voor het testen van zulke dragers. |
US4672307A (en) * | 1985-12-20 | 1987-06-09 | University Of Southern California | Simplified delay testing for LSI circuit faults |
US5390191A (en) * | 1992-01-31 | 1995-02-14 | Sony Corporation | Apparatus and method for testing the interconnection between integrated circuits |
DE19604375C2 (de) * | 1996-02-07 | 1999-04-29 | Martin Kuboschek | Verfahren zur Auswertung von Testantworten zu prüfender digitaler Schaltungen und Schaltungsanordnung zur Durchführung des Verfahrens |
US6735543B2 (en) * | 2001-11-29 | 2004-05-11 | International Business Machines Corporation | Method and apparatus for testing, characterizing and tuning a chip interface |
-
1980
- 1980-07-21 NL NL8004176A patent/NL8004176A/nl not_active Application Discontinuation
-
1981
- 1981-06-25 DE DE19813124902 patent/DE3124902A1/de active Granted
- 1981-07-13 US US06/282,625 patent/US4435806A/en not_active Expired - Lifetime
- 1981-07-17 GB GB8122190A patent/GB2080551B/en not_active Expired
- 1981-07-20 JP JP56112381A patent/JPS5752950A/ja active Granted
- 1981-07-20 FR FR8114066A patent/FR2487076A1/fr active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0221302U (ru) * | 1988-07-27 | 1990-02-13 |
Also Published As
Publication number | Publication date |
---|---|
GB2080551A (en) | 1982-02-03 |
FR2487076A1 (fr) | 1982-01-22 |
NL8004176A (nl) | 1982-02-16 |
JPS5752950A (en) | 1982-03-29 |
DE3124902A1 (de) | 1982-05-19 |
FR2487076B1 (ru) | 1983-02-04 |
US4435806A (en) | 1984-03-06 |
DE3124902C2 (ru) | 1989-11-16 |
GB2080551B (en) | 1984-06-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6232511B2 (ru) | ||
US6671839B1 (en) | Scan test method for providing real time identification of failing test patterns and test bist controller for use therewith | |
US7430698B2 (en) | Method and system for an on-chip AC self-test controller | |
US4713605A (en) | Linear feedback shift register for circuit design technology validation | |
US6073260A (en) | Integrated circuit | |
US4544882A (en) | Apparatus for testing an integrated circuit chip without concern as to which of the chip's terminals are inputs or outputs | |
US4864570A (en) | Processing pulse control circuit for use in device performing signature analysis of digital circuits | |
US4539517A (en) | Method for testing an integrated circuit chip without concern as to which of the chip's terminals are inputs or outputs | |
US5130989A (en) | Serial and parallel scan technique for improved testing of systolic arrays | |
JP2685666B2 (ja) | デジタル論理回路の動的な検査方法 | |
JP2000502542A (ja) | 集積回路 | |
JPS59122972A (ja) | 論理回路試験装置 | |
JP2588244B2 (ja) | 半導体装置 | |
US7240260B2 (en) | Stimulus generation | |
JP4526176B2 (ja) | Ic試験装置 | |
JP2874248B2 (ja) | 診断用スキャンパス付き電子回路 | |
KR100267782B1 (ko) | 타이밍체크가 가능한 칩(chip) | |
SU1691841A1 (ru) | Устройство дл контрол цифровых объектов | |
JPS6161421B2 (ru) | ||
JPH08203299A (ja) | 内容アドレス式メモリ | |
SU696510A1 (ru) | Генератор псевдослучайных кодов | |
JP2003156530A (ja) | 半導体回路と試験方法 | |
JP3101686B2 (ja) | Icテスター | |
JPH04361179A (ja) | 半導体集積回路装置 | |
JPS6116099B2 (ru) |