JPS6230655B2 - - Google Patents

Info

Publication number
JPS6230655B2
JPS6230655B2 JP57192046A JP19204682A JPS6230655B2 JP S6230655 B2 JPS6230655 B2 JP S6230655B2 JP 57192046 A JP57192046 A JP 57192046A JP 19204682 A JP19204682 A JP 19204682A JP S6230655 B2 JPS6230655 B2 JP S6230655B2
Authority
JP
Japan
Prior art keywords
register
address
bits
bit
extended
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57192046A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5981742A (ja
Inventor
Kazuo Tajiri
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP57192046A priority Critical patent/JPS5981742A/ja
Publication of JPS5981742A publication Critical patent/JPS5981742A/ja
Publication of JPS6230655B2 publication Critical patent/JPS6230655B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/342—Extension of operand address space

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System (AREA)
JP57192046A 1982-11-01 1982-11-01 アドレス拡張方式 Granted JPS5981742A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57192046A JPS5981742A (ja) 1982-11-01 1982-11-01 アドレス拡張方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57192046A JPS5981742A (ja) 1982-11-01 1982-11-01 アドレス拡張方式

Publications (2)

Publication Number Publication Date
JPS5981742A JPS5981742A (ja) 1984-05-11
JPS6230655B2 true JPS6230655B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1987-07-03

Family

ID=16284708

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57192046A Granted JPS5981742A (ja) 1982-11-01 1982-11-01 アドレス拡張方式

Country Status (1)

Country Link
JP (1) JPS5981742A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5423013A (en) * 1991-09-04 1995-06-06 International Business Machines Corporation System for addressing a very large memory with real or virtual addresses using address mode registers

Also Published As

Publication number Publication date
JPS5981742A (ja) 1984-05-11

Similar Documents

Publication Publication Date Title
EP0044924B1 (en) Physical address developing unit and method
US4672538A (en) Method of dynamically changing formation of addresses in memory of a data processing system
JPS6230655B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2003196156A (ja) 情報処理装置および情報処理方法
JPS6148174B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS593440Y2 (ja) メモリ選択装置
JPS61250752A (ja) アドレス拡張方式
JPS58137064A (ja) アドレス拡張方式
JP2769384B2 (ja) 演算制御ｉｃおよび情報処理装置
JP3285033B2 (ja) 情報処理システム
JP3429880B2 (ja) メモリ装置およびメモリアクセス方法
JP2954988B2 (ja) 情報処理装置
JPS6027944A (ja) メモリアドレス制御装置
JPH0376504B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS60241135A (ja) アドレス生成方式
JPH0619710B2 (ja) レジスタ制御方式
JPH048799B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS58168166A (ja) メモリ拡張方式
JPS6133211B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS61190642A (ja) 主記憶制御方式
JPS5971510A (ja) シ−ケンス制御回路
JPH04195895A (ja) Ｉｃメモリ
JPH02297672A (ja) マイクロコンピュータ
JPH01227293A (ja) メモリ回路
JPH0392948A (ja) メモリへの書込み続み出し装置