JPS6230495B2 - - Google Patents

Info

Publication number
JPS6230495B2
JPS6230495B2 JP55046843A JP4684380A JPS6230495B2 JP S6230495 B2 JPS6230495 B2 JP S6230495B2 JP 55046843 A JP55046843 A JP 55046843A JP 4684380 A JP4684380 A JP 4684380A JP S6230495 B2 JPS6230495 B2 JP S6230495B2
Authority
JP
Japan
Prior art keywords
base
ceramic substrate
hole
metallized layer
ceramic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55046843A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56144563A (en
Inventor
Kazuhisa Takashima
Masakazu Ozawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP4684380A priority Critical patent/JPS56144563A/ja
Publication of JPS56144563A publication Critical patent/JPS56144563A/ja
Publication of JPS6230495B2 publication Critical patent/JPS6230495B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
    • H01L21/4807—Ceramic parts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16195—Flat cap [not enclosing an internal cavity]

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Structure Of Printed Boards (AREA)
JP4684380A 1980-04-11 1980-04-11 Manufacture of base for ceramic package Granted JPS56144563A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4684380A JPS56144563A (en) 1980-04-11 1980-04-11 Manufacture of base for ceramic package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4684380A JPS56144563A (en) 1980-04-11 1980-04-11 Manufacture of base for ceramic package

Publications (2)

Publication Number Publication Date
JPS56144563A JPS56144563A (en) 1981-11-10
JPS6230495B2 true JPS6230495B2 (enExample) 1987-07-02

Family

ID=12758616

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4684380A Granted JPS56144563A (en) 1980-04-11 1980-04-11 Manufacture of base for ceramic package

Country Status (1)

Country Link
JP (1) JPS56144563A (enExample)

Also Published As

Publication number Publication date
JPS56144563A (en) 1981-11-10

Similar Documents

Publication Publication Date Title
US20040212717A1 (en) Solid-state imaging device and method for producing the same
JP2953899B2 (ja) 半導体装置
JP3907145B2 (ja) チップ電子部品
JPH1168026A (ja) 配線用補助パッケージおよび印刷回路配線板構造
JP6513966B2 (ja) 半導体装置
US4710250A (en) Method for producing a package for a semiconductor device
JPH10223817A (ja) 側面型電子部品の電極構造及びその製造方法
EP0023400B1 (en) Leadless packages for semiconductor devices
JP3656861B2 (ja) 半導体集積回路装置及び半導体集積回路装置の製造方法
JPH05206308A (ja) 表面実装部品
JPS6230495B2 (enExample)
JPH01217950A (ja) 固体撮像装置
JP2906756B2 (ja) 電子部品搭載用基板
JPH0992780A (ja) 多層配線基板及び表面実装型電子部品の実装方法
JPS61285739A (ja) 高密度実装形セラミツクｉｃパツケ−ジ
JPS61131497A (ja) 多層プリント基板
JPH05335438A (ja) リードレスチップキャリア
JPH0787236B2 (ja) 半導体実装装置
JPH06302716A (ja) 多層基板および多層基板の積層ずれ検出方法
JPH0534114Y2 (enExample)
JPS6233342Y2 (enExample)
JPH0590754A (ja) 多層回路基板の製造方法
JPH0219976B2 (enExample)
JPH0476210B2 (enExample)
JP2007109914A (ja) 半導体装置の製造方法