JPS6230451B2 - - Google Patents

Info

Publication number
JPS6230451B2
JPS6230451B2 JP3227781A JP3227781A JPS6230451B2 JP S6230451 B2 JPS6230451 B2 JP S6230451B2 JP 3227781 A JP3227781 A JP 3227781A JP 3227781 A JP3227781 A JP 3227781A JP S6230451 B2 JPS6230451 B2 JP S6230451B2
Authority
JP
Japan
Prior art keywords
carry
adder
partial
circuit
digit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP3227781A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57147754A (en
Inventor
Takehiro Morya
Yukio Akazawa
Atsushi Iwata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP3227781A priority Critical patent/JPS57147754A/ja
Publication of JPS57147754A publication Critical patent/JPS57147754A/ja
Publication of JPS6230451B2 publication Critical patent/JPS6230451B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • G06F7/507—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages using selection between two conditionally calculated carry or sum values

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
JP3227781A 1981-03-06 1981-03-06 Digital parallel adder Granted JPS57147754A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3227781A JPS57147754A (en) 1981-03-06 1981-03-06 Digital parallel adder

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3227781A JPS57147754A (en) 1981-03-06 1981-03-06 Digital parallel adder

Publications (2)

Publication Number Publication Date
JPS57147754A JPS57147754A (en) 1982-09-11
JPS6230451B2 true JPS6230451B2 (enrdf_load_stackoverflow) 1987-07-02

Family

ID=12354478

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3227781A Granted JPS57147754A (en) 1981-03-06 1981-03-06 Digital parallel adder

Country Status (1)

Country Link
JP (1) JPS57147754A (enrdf_load_stackoverflow)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59154542A (ja) * 1983-02-23 1984-09-03 Hitachi Ltd 乗算装置
JPS6069735A (ja) * 1983-09-26 1985-04-20 Nec Corp 加算器
NL8401308A (nl) * 1984-04-24 1985-11-18 Philips Nv Voloptelschakeling.
US4675838A (en) * 1984-11-01 1987-06-23 Delaware Conditional-carry adder for multibit digital computer
JPH01244531A (ja) * 1988-03-25 1989-09-28 Fujitsu Ltd 論理回路
US5047976A (en) * 1988-03-25 1991-09-10 Fujitsu Limited Logic circuit having carry select adders
WO1991000568A1 (en) * 1989-06-23 1991-01-10 Vlsi Technology, Inc. Conditional-sum carry structure compiler
JPH0561643A (ja) * 1991-09-03 1993-03-12 Mitsubishi Electric Corp キヤリールツクアヘツド加算器

Also Published As

Publication number Publication date
JPS57147754A (en) 1982-09-11

Similar Documents

Publication Publication Date Title
US4573137A (en) Adder circuit
US3636334A (en) Parallel adder with distributed control to add a plurality of binary numbers
KR19980064395A (ko) 연산장치의 연산방법, 기억매체 및 연산장치
US20040025120A1 (en) Pass-transistor logic circuit and a method of designing thereof
JPH0215088B2 (enrdf_load_stackoverflow)
EP0416869B1 (en) Digital adder/accumulator
US5122982A (en) Carry generation method and apparatus
US5070471A (en) High speed multiplier which divides multiplying factor into parts and adds partial end products
JPH0370411B2 (enrdf_load_stackoverflow)
US5299145A (en) Adder for reducing carry processing
JPS6230451B2 (enrdf_load_stackoverflow)
US5497343A (en) Reducing the number of carry-look-ahead adder stages in high-speed arithmetic units, structure and method
EP0467524B1 (en) Lookahead adder
US6728745B1 (en) Semiconductor circuit for arithmetic operation and method of arithmetic operation
US5875125A (en) X+2X adder with multi-bit generate/propagate circuit
JPH0312738B2 (enrdf_load_stackoverflow)
KR20000048818A (ko) 디지탈 가산회로
US7111033B2 (en) Carry save adders
JPH0149973B2 (enrdf_load_stackoverflow)
KR100663679B1 (ko) 고속 가산기
Herrfeld et al. Ternary multiplication circuits using 4-input adder cells and carry look-ahead
JP2608600B2 (ja) ２つの数の和のパリティビットの計算装置
US4933894A (en) Circuit and method for adding binary numbers with a difference of one or less
RU2054709C1 (ru) Устройство для умножения чисел в позиционном коде
KR100221315B1 (ko) 파이프 라인 가산기