JPS6229821B2 - - Google Patents

Info

Publication number
JPS6229821B2
JPS6229821B2 JP57114282A JP11428282A JPS6229821B2 JP S6229821 B2 JPS6229821 B2 JP S6229821B2 JP 57114282 A JP57114282 A JP 57114282A JP 11428282 A JP11428282 A JP 11428282A JP S6229821 B2 JPS6229821 B2 JP S6229821B2
Authority
JP
Japan
Prior art keywords
full adder
circuit
bit full
bit
carry
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57114282A
Other languages
English (en)
Japanese (ja)
Other versions
JPS593644A (ja
Inventor
Yukihiro Okada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Home Electronics Ltd
Original Assignee
NEC Home Electronics Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Home Electronics Ltd filed Critical NEC Home Electronics Ltd
Priority to JP57114282A priority Critical patent/JPS593644A/ja
Publication of JPS593644A publication Critical patent/JPS593644A/ja
Publication of JPS6229821B2 publication Critical patent/JPS6229821B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/724—Finite field arithmetic

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • Detection And Correction Of Errors (AREA)
  • Error Detection And Correction (AREA)
JP57114282A 1982-06-30 1982-06-30 ガロア体ＧＦ（２ｎ）におけるｍｏｄ（２ｎ−１）演算回路 Granted JPS593644A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57114282A JPS593644A (ja) 1982-06-30 1982-06-30 ガロア体ＧＦ（２ｎ）におけるｍｏｄ（２ｎ−１）演算回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57114282A JPS593644A (ja) 1982-06-30 1982-06-30 ガロア体ＧＦ（２ｎ）におけるｍｏｄ（２ｎ−１）演算回路

Publications (2)

Publication Number Publication Date
JPS593644A JPS593644A (ja) 1984-01-10
JPS6229821B2 true JPS6229821B2 (enrdf_load_stackoverflow) 1987-06-29

Family

ID=14633927

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57114282A Granted JPS593644A (ja) 1982-06-30 1982-06-30 ガロア体ＧＦ（２ｎ）におけるｍｏｄ（２ｎ−１）演算回路

Country Status (1)

Country Link
JP (1) JPS593644A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20200111439A (ko) * 2019-03-19 2020-09-29 현대모비스 주식회사 전동식 파워 스티어링 시스템의 걸림감 보상 장치 및 방법
KR20210126862A (ko) * 2020-04-13 2021-10-21 현대자동차주식회사 전동식 조향 시스템의 제어 장치 및 방법

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2581534B2 (ja) * 1984-08-27 1997-02-12 株式会社リコー 演算回路

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20200111439A (ko) * 2019-03-19 2020-09-29 현대모비스 주식회사 전동식 파워 스티어링 시스템의 걸림감 보상 장치 및 방법
KR20210126862A (ko) * 2020-04-13 2021-10-21 현대자동차주식회사 전동식 조향 시스템의 제어 장치 및 방법

Also Published As

Publication number Publication date
JPS593644A (ja) 1984-01-10

Similar Documents

Publication Publication Date Title
KR900006666B1 (ko) 유한체상의 승산기
EP0620654B1 (en) Circuit for performing the Euclidian algorithm in decoding of arithmetical codes
EP2283417B1 (en) Implementation of arbitrary galois field arithmetic on a programmable processor
EP0061345B1 (en) Processing circuits for operating on digital data words which are elements of a galois field
JP2000047833A (ja) 符号化のためのシステムおよび復号器
JPH09507110A (ja) 有限体反転
JPH10135848A (ja) リードソロモン符号化装置およびその方法
JP3000811B2 (ja) 巡回符号化およびｃｒｃ装置とその処理方法
KR100322739B1 (ko) 유한체연산방법및그장치
JP2694792B2 (ja) 誤り位置多項式演算回路
JPS6229821B2 (enrdf_load_stackoverflow)
JPH06230991A (ja) 有限体での任意元素の逆数算出方法及び装置
JPH0220124A (ja) インタリーブ式エンコーディング方法及び装置
JP2963018B2 (ja) リード・ソロモン誤り訂正符号復号化回路
JPS63107319A (ja) 拡張ガロア体上の多項式除算回路
JPH0869372A (ja) ２進乗算器
JPH0750595A (ja) 復号化装置
US6704901B1 (en) Runtime programmable Reed-Solomon decoder
JPH0326114A (ja) 乗算剰余演算器
JP4042215B2 (ja) 演算処理装置およびその方法
KR970003979B1 (ko) 갈로이스 필드상의 승산기
JP2543319B2 (ja) 符号化装置
JPH0834439B2 (ja) ガロア体演算装置
JP3106767B2 (ja) 乗算方法及び乗算回路
JP3449339B2 (ja) 復号化装置および復号化方法