JPS6226812A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPS6226812A
JPS6226812A JP16650785A JP16650785A JPS6226812A JP S6226812 A JPS6226812 A JP S6226812A JP 16650785 A JP16650785 A JP 16650785A JP 16650785 A JP16650785 A JP 16650785A JP S6226812 A JPS6226812 A JP S6226812A
Authority
JP
Japan
Prior art keywords
film
thin film
metal thin
semiconductor substrate
metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16650785A
Other languages
Japanese (ja)
Inventor
Akihisa Taniguchi
谷口 明久
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP16650785A priority Critical patent/JPS6226812A/en
Publication of JPS6226812A publication Critical patent/JPS6226812A/en
Pending legal-status Critical Current

Links

Landscapes

  • Bipolar Transistors (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

PURPOSE:To expand the adhesion area of a semiconductor substrate and to increase its adhesive power by a method wherein, after a metal thin film is formed into a desired shape by performing etching, a thick metal film is formed on the thin metal film, and the width of the thin metal film is made larger than the width of the thick metal film. CONSTITUTION:A barrier metal thin film 6a is formed on all over one main surface of a semiconductor substrate 1 in such a manner that emitter contacts 4 and the base contacts 5 are buried. After a negative resist film 12 is obtained, a thin metal film 11a is obtained by etching using said film 12 as a mask. Subsequently, the negative resist film 12 is removed, a positive type resist film is coated all over one main surface of the semiconductor substrate 1, a mask matching is performed and a developing process is conducted. A resist film 13 is formed on one main surface of the semiconductor substrate 1, gold is plated on the thin metal film 11, and a thick metal film 8 is formed.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明は、半導体装置の製造方法(−係り、例えば高
周波高出力トランジスタの電極構造が安易(二改善でき
る製造方法に関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method of manufacturing a semiconductor device, and more particularly, to a method of manufacturing a semiconductor device that can simplify and improve the electrode structure of, for example, a high-frequency, high-output transistor.

〔従来の技術〕[Conventional technology]

第7図は、この種従来の半導体装置を示す高周波高出力
トランジスタの断面図であり、図に於て(11はシリコ
ンのエピタキシャル層(2:が形成された半導体基板、
(3)はこの半導体基板(1)の−主面上に形成された
シリコン酸化膜、(4)及び(5)は各々このシリコン
酸化膜(31をエツチングして形成された工ミッタコン
タクト及びベースコンタクト、(6Iはこれらエミッタ
コンタクト(41及びベースコンタクト151部の半導
体基板(11−主面上に上記エピタキシャル層(2)に
接してくし形(二形成されたチタンタングステンからな
るバリアメタル薄膜、(7)はこのバリアメタル薄膜(
6)上に形成されたスパッタ金からなる電極薄膜、(8
)はこの電極薄膜(7)上に形成されて電極薄膜(7)
とともに電極を構成するメッキ金からなる幅1.250
tm)程度の金属厚膜、(9;はこの金属厚膜(8)及
びシリコン酸化膜(3)上の半導体基板(11−主面全
面に形成されたガラスコートである。
FIG. 7 is a cross-sectional view of a high-frequency, high-output transistor showing a conventional semiconductor device of this type.
(3) is a silicon oxide film formed on the main surface of this semiconductor substrate (1), and (4) and (5) are the emitter contact and base formed by etching this silicon oxide film (31). Contacts, (6I are the barrier metal thin films made of titanium tungsten formed on the main surface of the semiconductor substrate (11-2) in contact with the epitaxial layer (2) at the emitter contacts (41 and base contacts 151); 7) is this barrier metal thin film (
6) Electrode thin film made of sputtered gold formed on (8
) is formed on this electrode thin film (7) to form an electrode thin film (7).
Width 1.250 made of plated gold that also constitutes the electrode.
(9) is a glass coat formed on the entire principal surface of the semiconductor substrate (11-) on this thick metal film (8) and silicon oxide film (3).

以上の様に構成された半導体装置の製造方法を第2図(
at 7;Cいし¥J2図(flに従い説明する。まず
、半導体基板(1)−主面上全面に酸化膜(3)を形成
した後にこの酸化膜(31をエツチングしてエミッタコ
ンタクト(4)及びベースコンタクト(51を形成し、
次にこれらエミッタコンタクト(4)及びベースコンタ
クトI5)を埋める形で半導体基板(11−主面上全面
にバリアメタル薄膜(6a)を形成、更にスバッタ蒸着
装置C:よって電極薄膜(7a)を形成して第2図(a
)に示す様なものを得る。その後、上記電極薄膜(7a
)上全面にレジスト(10a)を塗布し、マスク合せを
行い現像して第2図(blに示す様なエミッタコンタク
ト(4)とベースコンタクト(5)との間に形成された
レジスト(IIを得る。更にこのレジスト凹を利用して
このレジスト(101の間にメッキ法(二よりメッキ金
を成長させその後レジスト(IC1を除去して第2図(
C)に示す様な金属厚膜+81を形成する。次にこの金
属厚膜(8)をマスクとして電極薄膜(7)をエツチン
グし〔第2図(dl ) 、更にバリアメタル(6)を
エツチングした後〔第2図(e)〕、最後;;ガラスコ
ート9)を金属厚膜(8)及び酸化膜(3)上の半導体
主面全面(−形成して第2図(f)(コ示す様な半導体
装置を得る。
A method of manufacturing a semiconductor device configured as described above is shown in FIG.
at 7;C\J2Fig. and a base contact (forming 51,
Next, a barrier metal thin film (6a) is formed on the entire main surface of the semiconductor substrate (11-) to fill these emitter contacts (4) and base contacts I5), and then an electrode thin film (7a) is formed in the spatter deposition device C. Figure 2 (a
). After that, the electrode thin film (7a
), apply a resist (10a) to the entire surface, align the masks, and develop the resist (II) formed between the emitter contact (4) and base contact (5) as shown in Figure 2 (bl). Furthermore, using this resist depression, plating gold is grown between the resist (101) and then the resist (IC1 is removed, as shown in FIG. 2).
A thick metal film +81 as shown in C) is formed. Next, using this thick metal film (8) as a mask, the electrode thin film (7) is etched [FIG. 2 (dl)], and the barrier metal (6) is further etched [FIG. 2 (e)], and finally; A glass coat 9) is formed over the entire semiconductor main surface on the thick metal film (8) and the oxide film (3) to obtain a semiconductor device as shown in FIG. 2(f).

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

従来の半導体装置の製造方法は以上の様であり、金属厚
膜(8)を形成した後、これをマスクとして電極薄膜(
7)及びバリアメタル薄膜(6)をエツチングしている
ので、各々の膜の幅は金属厚膜(8)の幅(こよって決
まり、しかも、このとき、サイドエッチにより、電極薄
膜(7)、バリアメタル膜(61の順に約0、25 X
 2 (/’り程度ずつ狭くなるから、上記電極薄膜(
7)の幅が小さい場合(二は上記バリアメタル薄膜(6
)と半導体基板(1)及び電極薄膜(7)との接触面積
が小さくなって付着力が弱くなり、電極薄膜(7)の浮
きという現象が生じ、信頼性に欠けるという問題点があ
った。
The conventional manufacturing method for semiconductor devices is as described above. After forming the metal thick film (8), the electrode thin film (8) is formed using this as a mask.
7) and the barrier metal thin film (6), the width of each film is determined by the width of the thick metal film (8); Barrier metal film (approximately 0, 25 x in the order of 61
2 (/'), so the electrode thin film (
If the width of 7) is small (2 is the above barrier metal thin film (6)
), the semiconductor substrate (1), and the electrode thin film (7) become smaller, resulting in weaker adhesion, which causes the phenomenon of floating of the electrode thin film (7), resulting in a problem of lack of reliability.

この発明は、上記の様な問題点を解決するためになされ
たもので、信頼性上問題のない半導体装置が得られる半
導体装置の製造方法を得ることを目的とする。
The present invention has been made to solve the above-mentioned problems, and an object of the present invention is to provide a method for manufacturing a semiconductor device that can produce a semiconductor device without problems in terms of reliability.

〔問題点を解決するための手段〕[Means for solving problems]

この発明に係る半導体装置の製造方法は、半導体基板上
に金属薄膜を形成した後、この金属薄膜上に選択的にレ
ジスト膜を形成し、このレジスト膜をマスクとして上記
金属薄膜をエツチングし、その後、この金属薄膜がエツ
チングされた部分C;レジスト膜を形成しこのレジスト
膜形成部を除く部分に金属厚膜を形成する方法である。
The method for manufacturing a semiconductor device according to the present invention includes forming a metal thin film on a semiconductor substrate, selectively forming a resist film on the metal thin film, etching the metal thin film using the resist film as a mask, and then etching the metal thin film. , Portion C where this metal thin film is etched; This is a method in which a resist film is formed and a thick metal film is formed in the area excluding the resist film formation area.

〔作用〕[Effect]

この発明における半導体装置の製造方法は、金属薄膜を
エツチングして所望の形状を得た後【:、この金属薄膜
上(二金属厚膜な形成するようにしているから、上記金
属厚膜の幅より上記金属薄膜の幅を大きくでき、半導体
基板との接着面積が大きくなって付着力を増すことがで
きる。
In the method of manufacturing a semiconductor device according to the present invention, after etching a metal thin film to obtain a desired shape, a thick film of two metals is formed on the thin metal film. The width of the metal thin film can be made larger, the area of adhesion to the semiconductor substrate becomes larger, and the adhesion force can be increased.

〔実施例〕〔Example〕

以下(=この発明の実施例を高周波高出力トランジスタ
に適用した場合(二ついて第1図(alないし第1図(
f) C従い説明する。まず、半導体基板(1)−主面
上全面(二酸化膜(31を形成した後にこの酸化膜(3
)をエツチングしてエミッタコンタクト(4)及びベー
スコンタクト(5)を形成し、次(−これらエミッタコ
ンタクト(4)及びベースコンタクト(5)を埋める形
で半導体基板(11−主面上全面にバリアメタル薄膜(
5a)を形成、更にスパッタ蒸着装置C二よって電極薄
膜(7a)を形成してバリアメタル薄膜(6a)及び電
極薄膜(7a)からなる金属薄膜(lla)を形成し第
1図(alに示す様なものを得る。その後、上記金属薄
膜(lla) 上全面(ユネガのレジスト膜を塗布し、
マスク合せを行い現像して第1図(blc示す様なエミ
ツタコンタクト(4)及びベースコンタクト15)上に
選択的に形成されたネガのレジスト膜αりを得る。更に
このレジスト膜(1のをマスクとして上記金属薄膜(l
la)をエツチングし第1図(C)に示すような形状の
金属薄膜αυを得るが、この時のエツチング方法は、ま
ず、上記レジスト膜α2をマスクとして電極薄膜(7a
)をエツチングして第1図(C1に示す様な電極薄膜(
7)を得、次に上記レジスト膜aつをポストベークによ
りだれさせて上記電極薄膜(7)の断面を被覆した後、
バリアメタル薄膜(6a)をエツチングして第1図(C
) +:示す様なバリアメタル薄膜(6)を得るもので
ある。その後、ネガのレジスト膜@を除去し、ポジタイ
プのレジスト膜を半導体基板(1)−主面上全面に塗布
し、マスク合せなして現像を行って上記金属薄膜(ll
a)がエツチングされた部分の上記半導体基板(1)−
主面上(=レジスト膜住3を形成しこのレジスト膜C1
3形成部を除く部分の上記金属薄膜αυ上1ニメッキ金
をメッキ成長させて第1図(d)に示す様な金属厚膜(
8)を形成する。そして最後ζニレジスト膜(tSを除
去し〔%1図(e)〕半導体基板(11−主面上全面1
:ガラスコー) +91を形成して第1図(f)に示す
ような半導体装置を得るものである。
The following (= case where the embodiment of this invention is applied to a high frequency high output transistor)
f) Explain according to C. First, a semiconductor substrate (1) - the entire main surface (a dioxide film (31) is formed, and then this oxide film (31) is formed.
) to form an emitter contact (4) and a base contact (5), and then (- to bury these emitter contacts (4) and base contacts (5), a barrier is etched over the entire main surface of the semiconductor substrate (11-). Metal thin film (
5a) was formed, and further an electrode thin film (7a) was formed using sputter deposition apparatus C2 to form a metal thin film (lla) consisting of a barrier metal thin film (6a) and an electrode thin film (7a), as shown in FIG. 1(al). After that, the entire surface of the metal thin film (lla) is coated with Yunega's resist film,
The masks are aligned and developed to obtain a negative resist film selectively formed on the emitter contact (4) and base contact 15 as shown in FIG. 1 (blc). Furthermore, using this resist film (1) as a mask, the metal thin film (l
A thin metal film αυ having a shape as shown in FIG. 1(C) is obtained by etching the thin metal film αυ as shown in FIG.
) to form an electrode thin film (C1) as shown in Figure 1 (C1).
7) is obtained, and then the resist film 1 is made to sag by post-baking to cover the cross section of the electrode thin film (7),
The barrier metal thin film (6a) is etched as shown in Figure 1 (C).
) +: A barrier metal thin film (6) as shown is obtained. Thereafter, the negative resist film @ is removed, and a positive resist film is coated on the entire main surface of the semiconductor substrate (1), and developed without mask alignment.
The above semiconductor substrate (1) in the part where a) is etched
On the main surface (= resist film 3 is formed and this resist film C1
A thick metal film (
8). Finally, the zeta resist film (tS is removed [%1 Figure (e)]) the semiconductor substrate (11-the entire surface on the main surface 1
: Glass Co.) +91 is formed to obtain a semiconductor device as shown in FIG. 1(f).

以上の製造方法によって形成された半導体装置に於ては
、金属薄膜(lla)をエツチングして所望の形状の金
属薄膜住υを得た後に、この金属簿膜aυ上に金属厚膜
(8)を形成する様にしているから、上記金属厚膜(8
)の幅より上記金属厚膜(8)の幅を大きくすることが
でき、半導体基板(1)との接着面積が大きくなって付
着力を増すことができるものであり、このとき、更にこ
の付着力に浮きを生じさせない範囲での余裕が有れば、
高周波高集積トランジスタの特性同上の理由からコンタ
クトホール間の間隔を狭くするため金属薄膜(Ll)の
幅を上記実施例の幅より狭くすることができるものであ
る。また、金属薄膜(lla)をエツチングする工程で
は、電極薄膜(7a)をエツチングした後、レジスト膜
αのをだれさせて電極薄膜(7)の断面を被覆し、バリ
アメタル薄膜(13a)をエツチングするよう(−シて
いる、レジスト膜住りがだれてバリアメタル薄膜(&L
)を被覆した分エツチングの幅が少なくなるから、すも
つバリアメタル薄膜を形成することができるものである
In the semiconductor device formed by the above manufacturing method, after the metal thin film (lla) is etched to obtain the metal thin film layer υ of the desired shape, a metal thick film (8) is formed on the metal thin film aυ. Since the above-mentioned thick metal film (8
) The width of the thick metal film (8) can be made larger than the width of the metal thick film (8), and the adhesive area with the semiconductor substrate (1) can be increased to increase the adhesion force. If there is enough leeway within the range that does not cause lift in the wearing force,
Characteristics of High Frequency Highly Integrated Transistor For the same reason as above, the width of the metal thin film (Ll) can be made narrower than the width of the above embodiment in order to narrow the distance between contact holes. In addition, in the step of etching the metal thin film (lla), after etching the electrode thin film (7a), the resist film α is drooped to cover the cross section of the electrode thin film (7), and the barrier metal thin film (13a) is etched. It seems that the barrier metal thin film (&L
), the etching width is reduced by the amount covered, so a thin barrier metal film can be formed.

なお、上記実施例に於ては、半導体基板[11をシリコ
ンのエピタキシャル層(2)が形成されたものとしたが
、化合物件導体基板等信の材料からなるものとしても良
い。
In the above embodiment, the semiconductor substrate [11] is formed with a silicon epitaxial layer (2), but it may be made of a material such as a compound conductor substrate.

また、上記実施例(二於ては、バリアメタル薄膜(6)
をチタンタングステンからなるものとしたが、白金等の
他の金属からなるものとしても良い。
In addition, the above embodiment (in the second case, barrier metal thin film (6)
Although it is made of titanium tungsten, it may be made of other metals such as platinum.

更に、上記実施例に於ては、レジスト膜@をネガのレジ
スト膜を用いているが、ポジのレジスト膜としても良い
Further, in the above embodiments, a negative resist film is used as the resist film, but a positive resist film may be used.

〔発明の効果〕〔Effect of the invention〕

以上説明した様C:、この発明によれば金属薄膜をエツ
チングして所望の形状を得た後(二、この金属薄膜上(
二金属厚膜を形成するようにしているから、上記金属厚
膜の幅より上記金属薄膜の幅を大きくすることができ、
半導体基板との接着面積が大きくなって付着力を増すこ
とができるから信頼性に富んだ半導体装置が得られると
いう効果がある。
As described above, C: According to the present invention, after etching a metal thin film to obtain a desired shape (2) on this metal thin film (
Since a two-metal thick film is formed, the width of the metal thin film can be made larger than the width of the metal thick film,
Since the bonding area with the semiconductor substrate becomes larger and the adhesion force can be increased, a highly reliable semiconductor device can be obtained.

【図面の簡単な説明】[Brief explanation of drawings]

第1図はこの発明の一実施例を高周波高出力トランジス
タC:適用した場合を製造工程順響:示す半導体装置の
断面図、第2図は従来の高周波高出力トランジスタの製
造方法を製造工程順(;示す半導体装置の断面図である
。 図において、(11は半導体基板、(8)は金属厚膜、
住υは金属薄膜、α3(13はレジスト膜である。 なお、各図中同一符号は同一または相当部分を示すもの
である。
Fig. 1 is a cross-sectional view of a semiconductor device showing a case in which an embodiment of the present invention is applied to a high-frequency, high-output transistor C: manufacturing process sequence; Fig. 2 is a sectional view of a conventional method for manufacturing a high-frequency, high-output transistor; (; is a cross-sectional view of a semiconductor device shown. In the figure, (11 is a semiconductor substrate, (8) is a metal thick film,
υ is a metal thin film, α3 (13 is a resist film). Note that the same reference numerals in each figure indicate the same or equivalent parts.

Claims (3)

【特許請求の範囲】[Claims] (1)半導体基板の一主面上全面に金属薄膜を形成する
工程、この金属薄膜上に選択的にレジスト膜を形成する
工程、このレジスト膜をマスクとして上記金属薄膜をエ
ッチングする工程、上記レジスト膜を除去する工程、上
記金属薄膜がエッチングされた部分の上記半導体基板一
主面上にレジスト膜を形成する工程、このレジスト膜形
成部を除く部分の上記金属薄膜上に金属厚膜を形成する
工程を有する半導体装置の製造方法。
(1) A step of forming a metal thin film on the entire surface of one main surface of a semiconductor substrate, a step of selectively forming a resist film on this metal thin film, a step of etching the metal thin film using this resist film as a mask, and a step of etching the above-mentioned resist film. a step of removing the film, a step of forming a resist film on one main surface of the semiconductor substrate in the portion where the metal thin film has been etched, and a step of forming a thick metal film on the metal thin film in the portion excluding the resist film forming portion. A method for manufacturing a semiconductor device having a process.
(2)金属薄膜は、バリアメタル薄膜とこのバリアメタ
ル薄膜上に形成された電極薄膜とからなり、レジスト膜
をマスクとして上記金属薄膜をエッチングする工程は、
レジスト膜をマスクとして上記電極薄膜をエッチングす
る工程と、上記レジスト膜を溶解してエッチングされた
電極薄膜の断面を被覆する工程と、この電極薄膜の断面
を被覆した後のレジスト膜をマスクとして上記バリアメ
タル薄膜をエッチングする工程とからなることを特徴と
する特許請求の範囲第1項記載の半導体装置の製造方法
(2) The metal thin film consists of a barrier metal thin film and an electrode thin film formed on the barrier metal thin film, and the step of etching the metal thin film using a resist film as a mask includes:
a step of etching the electrode thin film using the resist film as a mask; a step of dissolving the resist film to cover the cross section of the etched electrode thin film; and a step of etching the electrode thin film using the resist film after covering the cross section of the electrode thin film as a mask. 2. The method of manufacturing a semiconductor device according to claim 1, further comprising the step of etching a barrier metal thin film.
(3)金属厚膜及び電極薄膜は金からなり、上記金属厚
膜はメッキ法により形成されることを特徴とする特許請
求の範囲第2項記載の半導体装置の製造方法。
(3) The method for manufacturing a semiconductor device according to claim 2, wherein the thick metal film and the thin electrode film are made of gold, and the thick metal film is formed by a plating method.
JP16650785A 1985-07-26 1985-07-26 Manufacture of semiconductor device Pending JPS6226812A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16650785A JPS6226812A (en) 1985-07-26 1985-07-26 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16650785A JPS6226812A (en) 1985-07-26 1985-07-26 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPS6226812A true JPS6226812A (en) 1987-02-04

Family

ID=15832628

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16650785A Pending JPS6226812A (en) 1985-07-26 1985-07-26 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS6226812A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5393696A (en) * 1990-12-03 1995-02-28 Grumman Aerosace Corp. Method for forming multilayer indium bump contacts
WO1997020342A1 (en) * 1995-11-29 1997-06-05 Simage Oy Forming contacts on semiconductor substrates for radiation detectors and imaging devices

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5393696A (en) * 1990-12-03 1995-02-28 Grumman Aerosace Corp. Method for forming multilayer indium bump contacts
WO1997020342A1 (en) * 1995-11-29 1997-06-05 Simage Oy Forming contacts on semiconductor substrates for radiation detectors and imaging devices
US6046068A (en) * 1995-11-29 2000-04-04 Simage Oy Forming contacts on semiconductor substrates radiation detectors and imaging devices

Similar Documents

Publication Publication Date Title
JPS62160763A (en) Manufacture of semiconductor device in which metal film withthick contact electrode is provided on semiconductor
JPS6226812A (en) Manufacture of semiconductor device
JPH11121457A (en) Manufacture of semiconductor device
KR100499622B1 (en) Method for manufacturing cell projection mask of semiconductor device
JPS6387741A (en) Manufacture of semiconductor device
KR100253586B1 (en) Method of forming cell aperture mask of semiconductor device
JPH05267663A (en) Manufacture of semiconductor device
JPS6025255A (en) Manufacture of semiconductor device
JPS5966150A (en) Semiconductor device and manufacture thereof
JPS60785B2 (en) Manufacturing method of MOS type semiconductor device
JPS63257249A (en) Manufacture of semiconductor device
JPH04174522A (en) Manufacture of bump formation plating of semiconductor device
JPS6240770A (en) Manufacture of semiconductor device
JPS63240073A (en) Manufacture of field-effect transistor
JPH0340469A (en) Manufacture of mesa type semiconductor device
JPS60101946A (en) Manufacture of semiconductor device
JPH01108726A (en) Manufacture of semiconductor device
JPH04372163A (en) Manufacture of laminated substrates
JPH01289136A (en) Manufacture of semiconductor device
JPH0463434A (en) Semiconductor device
JP2000216375A (en) Semiconductor device and its fabrication
JPH01251642A (en) Manufacture of semiconductor device
JPS59148340A (en) Semiconductor device and manufacture thereof
JPH10208995A (en) Transfer mask for exposure to charged particle beam
JPH0582500A (en) Mesa type integrated element and manufacture thereof