JPS6226404B2 - - Google Patents

Info

Publication number
JPS6226404B2
JPS6226404B2 JP3917379A JP3917379A JPS6226404B2 JP S6226404 B2 JPS6226404 B2 JP S6226404B2 JP 3917379 A JP3917379 A JP 3917379A JP 3917379 A JP3917379 A JP 3917379A JP S6226404 B2 JPS6226404 B2 JP S6226404B2
Authority
JP
Japan
Prior art keywords
partial
coordinate
circuit
electrode
coordinates
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP3917379A
Other languages
English (en)
Japanese (ja)
Other versions
JPS55131707A (en
Inventor
Keiji Yamazaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP3917379A priority Critical patent/JPS55131707A/ja
Publication of JPS55131707A publication Critical patent/JPS55131707A/ja
Publication of JPS6226404B2 publication Critical patent/JPS6226404B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01039Yttrium [Y]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Length Measuring Devices By Optical Means (AREA)
  • Length Measuring Devices With Unspecified Measuring Means (AREA)
  • Wire Bonding (AREA)
  • Control Of Position Or Direction (AREA)
JP3917379A 1979-03-30 1979-03-30 Position detecting system Granted JPS55131707A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3917379A JPS55131707A (en) 1979-03-30 1979-03-30 Position detecting system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3917379A JPS55131707A (en) 1979-03-30 1979-03-30 Position detecting system

Publications (2)

Publication Number Publication Date
JPS55131707A JPS55131707A (en) 1980-10-13
JPS6226404B2 true JPS6226404B2 (enrdf_load_stackoverflow) 1987-06-09

Family

ID=12545717

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3917379A Granted JPS55131707A (en) 1979-03-30 1979-03-30 Position detecting system

Country Status (1)

Country Link
JP (1) JPS55131707A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01265102A (ja) * 1988-04-15 1989-10-23 Matsushita Electric Ind Co Ltd 電子部品の電極部の重心検出方法

Also Published As

Publication number Publication date
JPS55131707A (en) 1980-10-13

Similar Documents

Publication Publication Date Title
JP4571763B2 (ja) 画像処理装置、およびボンディング装置
JPS6226404B2 (enrdf_load_stackoverflow)
JPH11307567A (ja) バンプ検査工程を有する半導体装置の製造方法
JPH0843042A (ja) 半導体チップの外観検査方法
US5233669A (en) Device for and method of detecting positioning marks for cutting ceramic laminated body
JPH0669319A (ja) アライメントシステム
JPH05347326A (ja) ワイヤボンディング装置におけるキャピラリのセッティング方法
JPH0875432A (ja) 切断ライン測定装置
JPS6215909B2 (enrdf_load_stackoverflow)
JP4634250B2 (ja) 矩形部品の画像認識方法及び装置
JP2644263B2 (ja) 位置認識装置
JPS6131401B2 (enrdf_load_stackoverflow)
JP3278568B2 (ja) ボンディング・ワイヤの認識方法
JPH06224295A (ja) 半導体ウェーハの切断ライン位置検出方法及び装置
JP2526301B2 (ja) 半導体ペレットのピックアップ装置
JP4129354B2 (ja) テンプレート登録方法及びその装置と欠陥検出方法
JPH07113612A (ja) 部品位置認識装置
JP2005079274A (ja) パターン欠陥検査方法および装置
JPH1074240A (ja) 文字位置検出方法
JPH01251176A (ja) パターン位置認識装置
JPH05102235A (ja) ワイヤボンデイング方法
JPS6360432B2 (enrdf_load_stackoverflow)
Mei et al. Automated optical inspection for die prep
JPH0216683A (ja) 画像処理方法
JPH0528045U (ja) ウエーハ載置用ベース部材