JPS6225326A - 半加算器 - Google Patents

半加算器

Info

Publication number
JPS6225326A
JPS6225326A JP16460385A JP16460385A JPS6225326A JP S6225326 A JPS6225326 A JP S6225326A JP 16460385 A JP16460385 A JP 16460385A JP 16460385 A JP16460385 A JP 16460385A JP S6225326 A JPS6225326 A JP S6225326A
Authority
JP
Japan
Prior art keywords
output
gate
terminal
transistor
mos transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP16460385A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0365572B2 (OSRAM
Inventor
Makoto Noda
誠 野田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP16460385A priority Critical patent/JPS6225326A/ja
Publication of JPS6225326A publication Critical patent/JPS6225326A/ja
Publication of JPH0365572B2 publication Critical patent/JPH0365572B2/ja
Granted legal-status Critical Current

Links

JP16460385A 1985-07-25 1985-07-25 半加算器 Granted JPS6225326A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16460385A JPS6225326A (ja) 1985-07-25 1985-07-25 半加算器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16460385A JPS6225326A (ja) 1985-07-25 1985-07-25 半加算器

Publications (2)

Publication Number Publication Date
JPS6225326A true JPS6225326A (ja) 1987-02-03
JPH0365572B2 JPH0365572B2 (OSRAM) 1991-10-14

Family

ID=15796315

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16460385A Granted JPS6225326A (ja) 1985-07-25 1985-07-25 半加算器

Country Status (1)

Country Link
JP (1) JPS6225326A (OSRAM)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100437841B1 (ko) * 2002-01-02 2004-06-30 주식회사 하이닉스반도체 반가산기 회로
JP2005228349A (ja) * 2004-02-13 2005-08-25 Samsung Electronics Co Ltd ブースアルゴリズムを利用した乗算器のエンコーダ

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100437841B1 (ko) * 2002-01-02 2004-06-30 주식회사 하이닉스반도체 반가산기 회로
JP2005228349A (ja) * 2004-02-13 2005-08-25 Samsung Electronics Co Ltd ブースアルゴリズムを利用した乗算器のエンコーダ

Also Published As

Publication number Publication date
JPH0365572B2 (OSRAM) 1991-10-14

Similar Documents

Publication Publication Date Title
Abu-Khater et al. Circuit techniques for CMOS low-power high-performance multipliers
US4363107A (en) Binary multiplication cell circuit
US4523292A (en) Complementary FET ripple carry binary adder circuit
US5920498A (en) Compression circuit of an adder circuit
CN111258538B (zh) 一种基于fpga的大位宽高性能加法器电路
JPH0746312B2 (ja) ２進減算段
US4749886A (en) Reduced parallel EXCLUSIVE or and EXCLUSIVE NOR gate
Mahendran CMOS full adder cells based on modified full swing restored complementary pass transistor logic for energy efficient high speed arithmetic applications
US3602705A (en) Binary full adder circuit
JPS595349A (ja) 加算器
GB2173328A (en) Cmos subtractor
JPS6225326A (ja) 半加算器
JPH01279317A (ja) 多ビットのディジタル閾値比較回路
Priyadharshni et al. Logically optimal novel 4: 2 compressor architectures for high-performance applications
US4866657A (en) Adder circuitry utilizing redundant signed digit operands
Kumar et al. Study of threshold gate and CMOS logic style based full adders circuits
JPH07117893B2 (ja) 波及的けた上げ加算器を構成するための回路装置
Kumar et al. Study of existing full adders and to design a LPFA (low power full adder)
DK et al. VLSI Implementation of Braun Multiplier using Full Adder
Kumar Existing Full Adders and Their Comparison on The Basis of Simulation Result And to design a improved LPFA (Low Power Full Adder)
JP3137629B2 (ja) 桁上げ‐セーブ算術演算機構に対する加算器セル
Sharanya et al. LOW AREA HIGH SPEED COMBINED MULTIPLIER USING MULTIPLEXER BASED FULL ADDER
Suri et al. High performance and power efficient 32-bit carry select adder using hybrid PTL/CMOS logic style
Joel et al. Design of Low Power High Speed Hybrid Adder Using Gdi Technique
WO2025182149A1 (ja) 双方向論理素子、演算装置、及び演算方法

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term