JPS62252997A - 半導体装置番号読み出し回路 - Google Patents
半導体装置番号読み出し回路Info
- Publication number
- JPS62252997A JPS62252997A JP61093993A JP9399386A JPS62252997A JP S62252997 A JPS62252997 A JP S62252997A JP 61093993 A JP61093993 A JP 61093993A JP 9399386 A JP9399386 A JP 9399386A JP S62252997 A JPS62252997 A JP S62252997A
- Authority
- JP
- Japan
- Prior art keywords
- input
- semiconductor device
- wiring pattern
- scan
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
- Mounting Of Printed Circuit Boards And The Like (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61093993A JPS62252997A (ja) | 1986-04-23 | 1986-04-23 | 半導体装置番号読み出し回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61093993A JPS62252997A (ja) | 1986-04-23 | 1986-04-23 | 半導体装置番号読み出し回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62252997A true JPS62252997A (ja) | 1987-11-04 |
| JPH0535599B2 JPH0535599B2 (en, 2012) | 1993-05-26 |
Family
ID=14097927
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61093993A Granted JPS62252997A (ja) | 1986-04-23 | 1986-04-23 | 半導体装置番号読み出し回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62252997A (en, 2012) |
-
1986
- 1986-04-23 JP JP61093993A patent/JPS62252997A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0535599B2 (en, 2012) | 1993-05-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6515505B1 (en) | Functionality change by bond optioning decoding | |
| US4443864A (en) | Memory system for microprocessor with multiplexed address/data bus | |
| JP2940629B2 (ja) | バス実行境界スキャニング方法及び装置 | |
| US4306298A (en) | Memory system for microprocessor with multiplexed address/data bus | |
| EP0239922A2 (en) | Input voltage signal check circuit for a semiconductor integrated circuit | |
| US6822474B2 (en) | On chip logic analyzer debug bus | |
| US6301182B1 (en) | Semiconductor memory device | |
| US6898101B1 (en) | Microcontroller with programmable logic on a single chip | |
| JP2003318353A (ja) | 半導体チップパッケージ | |
| JPS62252997A (ja) | 半導体装置番号読み出し回路 | |
| JPH01170874A (ja) | 半導体集積回路装置のテストモード設定回路 | |
| JP3092179B2 (ja) | 半導体集積回路 | |
| JP3054252B2 (ja) | 記憶回路 | |
| JPH0410040A (ja) | メモリモジュール | |
| KR20030026534A (ko) | 커플링 노이즈를 감소시킬 수 있는 배선 구조 | |
| JPS63250149A (ja) | 半導体装置 | |
| JPS61188800A (ja) | 半導体装置 | |
| JPH04217359A (ja) | 半導体記憶装置 | |
| JPH0344961A (ja) | 半導体集積回路装置 | |
| JPH036469B2 (en, 2012) | ||
| JPS60175135A (ja) | キ−スキヤン回路 | |
| JPS60142283A (ja) | テスト回路 | |
| JPH03129542A (ja) | 半導体記憶装置 | |
| JPS62232582A (ja) | 集積回路の試験回路 | |
| JPH02195719A (ja) | 集積回路 |