JPS6223904B2 - - Google Patents
Info
- Publication number
- JPS6223904B2 JPS6223904B2 JP55132605A JP13260580A JPS6223904B2 JP S6223904 B2 JPS6223904 B2 JP S6223904B2 JP 55132605 A JP55132605 A JP 55132605A JP 13260580 A JP13260580 A JP 13260580A JP S6223904 B2 JPS6223904 B2 JP S6223904B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- channel
- activation
- pending
- output control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000004913 activation Effects 0.000 claims description 36
- 238000000034 method Methods 0.000 claims description 11
- 239000000725 suspension Substances 0.000 description 9
- 238000010586 diagram Methods 0.000 description 5
- 230000010365 information processing Effects 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 101000854862 Homo sapiens Vacuolar protein sorting-associated protein 35 Proteins 0.000 description 1
- 102100020822 Vacuolar protein sorting-associated protein 35 Human genes 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13260580A JPS5757332A (en) | 1980-09-24 | 1980-09-24 | Input-output control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13260580A JPS5757332A (en) | 1980-09-24 | 1980-09-24 | Input-output control system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5757332A JPS5757332A (en) | 1982-04-06 |
JPS6223904B2 true JPS6223904B2 (US06534493-20030318-C00166.png) | 1987-05-26 |
Family
ID=15085236
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13260580A Granted JPS5757332A (en) | 1980-09-24 | 1980-09-24 | Input-output control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5757332A (US06534493-20030318-C00166.png) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0289116U (US06534493-20030318-C00166.png) * | 1988-12-28 | 1990-07-16 |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60142765A (ja) * | 1983-12-29 | 1985-07-27 | Nec Corp | 転送装置のコマンド受付け方式 |
JPS61182155A (ja) * | 1985-02-07 | 1986-08-14 | Fujitsu Ltd | チヤネル制御方式 |
JP2535611B2 (ja) * | 1989-03-01 | 1996-09-18 | 富士通株式会社 | 情報処理装置 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS519538A (en) * | 1974-07-15 | 1976-01-26 | Hitachi Ltd | Maruchi akusesuyo nyushutsuryokukanrisochi |
JPS5257743A (en) * | 1975-11-07 | 1977-05-12 | Hitachi Ltd | Channel equipment |
JPS532049A (en) * | 1976-06-29 | 1978-01-10 | Hitachi Ltd | Input output processing device |
JPS53145441A (en) * | 1977-05-25 | 1978-12-18 | Hitachi Ltd | Restarting system for input/output device |
-
1980
- 1980-09-24 JP JP13260580A patent/JPS5757332A/ja active Granted
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS519538A (en) * | 1974-07-15 | 1976-01-26 | Hitachi Ltd | Maruchi akusesuyo nyushutsuryokukanrisochi |
JPS5257743A (en) * | 1975-11-07 | 1977-05-12 | Hitachi Ltd | Channel equipment |
JPS532049A (en) * | 1976-06-29 | 1978-01-10 | Hitachi Ltd | Input output processing device |
JPS53145441A (en) * | 1977-05-25 | 1978-12-18 | Hitachi Ltd | Restarting system for input/output device |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0289116U (US06534493-20030318-C00166.png) * | 1988-12-28 | 1990-07-16 |
Also Published As
Publication number | Publication date |
---|---|
JPS5757332A (en) | 1982-04-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9336168B2 (en) | Enhanced I/O performance in a multi-processor system via interrupt affinity schemes | |
US4737932A (en) | Processor | |
JPS61196351A (ja) | デバイス制御装置用インターフエース装置 | |
JPH01200466A (ja) | データ処理システム | |
JPH05216835A (ja) | 割込み再試行低減装置 | |
JPH06161950A (ja) | 複式バス・アーキテクチャを有する計算システムに使用するデータ伝送の管理方法。 | |
US5708784A (en) | Dual bus computer architecture utilizing distributed arbitrators and method of using same | |
US20040122997A1 (en) | Method, system, and program for handling interrupt requests | |
US20060179172A1 (en) | Method and system for reducing power consumption of a direct memory access controller | |
JPS6223904B2 (US06534493-20030318-C00166.png) | ||
EP2096550B1 (en) | Information processing apparatus and control method thereof | |
JP3227069B2 (ja) | 入出力処理システム | |
JPS6043537B2 (ja) | 共用外部記憶装置における排他制御方式 | |
JPH10283302A (ja) | 複数のプロセッサに接続されたバスにデータを供給する方法およびシステム | |
JPH01305461A (ja) | バス使用権制御方式 | |
CN110908952B (zh) | 一种数据处理方法、装置、cpu及计算机 | |
JPS6143369A (ja) | マルチプロセツサシステム | |
JPS5812615B2 (ja) | マイクロプロセツサ制御によるワ−クステ−シヨンアダプタ | |
JP2976343B2 (ja) | 起動受け付け方法 | |
JPH11305949A (ja) | ファイル制御装置によるリモート転送方法 | |
JPS60123954A (ja) | スタック処理方式 | |
JP2002342253A (ja) | 記憶サブシステムの制御方法および記憶サブシステム | |
JPS59177631A (ja) | Dma制御方式 | |
JPH0424733B2 (US06534493-20030318-C00166.png) | ||
JPH06250964A (ja) | 制御装置 |