JPS5757332A - Input-output control system - Google Patents
Input-output control systemInfo
- Publication number
- JPS5757332A JPS5757332A JP13260580A JP13260580A JPS5757332A JP S5757332 A JPS5757332 A JP S5757332A JP 13260580 A JP13260580 A JP 13260580A JP 13260580 A JP13260580 A JP 13260580A JP S5757332 A JPS5757332 A JP S5757332A
- Authority
- JP
- Japan
- Prior art keywords
- busy
- start request
- given
- report
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Abstract
PURPOSE:To reduce the overhead for both software and hardware, by accepting a start request at a data channel (CH) to retain it there when the CH receiving a start request is busy or retaining a CH interruption. CONSTITUTION:A start reporting part 41 of data CH decides whether a transfer part 42 is busy or not when it receives a start request from a CPU1 and then checks a subchannel (SBCH) 44 corresponding to an I/O of a start request when it knows that the CH is busy. A BUSY report is given to the CPU1 if the I/O is busy. When the I/O is idle, no BUSY report is given. And the start request is retained. When the CH becomes available by the CH end report given from the I/O or the nipping of retaining of the CH interruption given from the CPU, the I/O is started as long as the next start is retained within the part 41. In such way, the overhead can be reduced for both software and hardware.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13260580A JPS5757332A (en) | 1980-09-24 | 1980-09-24 | Input-output control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13260580A JPS5757332A (en) | 1980-09-24 | 1980-09-24 | Input-output control system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5757332A true JPS5757332A (en) | 1982-04-06 |
JPS6223904B2 JPS6223904B2 (en) | 1987-05-26 |
Family
ID=15085236
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13260580A Granted JPS5757332A (en) | 1980-09-24 | 1980-09-24 | Input-output control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5757332A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60142765A (en) * | 1983-12-29 | 1985-07-27 | Nec Corp | Command reception system of transfer device |
JPS61182155A (en) * | 1985-02-07 | 1986-08-14 | Fujitsu Ltd | Channel control system |
JPH02228751A (en) * | 1989-03-01 | 1990-09-11 | Fujitsu Ltd | Information processor |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0289116U (en) * | 1988-12-28 | 1990-07-16 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS519538A (en) * | 1974-07-15 | 1976-01-26 | Hitachi Ltd | Maruchi akusesuyo nyushutsuryokukanrisochi |
JPS5257743A (en) * | 1975-11-07 | 1977-05-12 | Hitachi Ltd | Channel equipment |
JPS532049A (en) * | 1976-06-29 | 1978-01-10 | Hitachi Ltd | Input output processing device |
JPS53145441A (en) * | 1977-05-25 | 1978-12-18 | Hitachi Ltd | Restarting system for input/output device |
-
1980
- 1980-09-24 JP JP13260580A patent/JPS5757332A/en active Granted
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS519538A (en) * | 1974-07-15 | 1976-01-26 | Hitachi Ltd | Maruchi akusesuyo nyushutsuryokukanrisochi |
JPS5257743A (en) * | 1975-11-07 | 1977-05-12 | Hitachi Ltd | Channel equipment |
JPS532049A (en) * | 1976-06-29 | 1978-01-10 | Hitachi Ltd | Input output processing device |
JPS53145441A (en) * | 1977-05-25 | 1978-12-18 | Hitachi Ltd | Restarting system for input/output device |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60142765A (en) * | 1983-12-29 | 1985-07-27 | Nec Corp | Command reception system of transfer device |
JPS61182155A (en) * | 1985-02-07 | 1986-08-14 | Fujitsu Ltd | Channel control system |
JPH02228751A (en) * | 1989-03-01 | 1990-09-11 | Fujitsu Ltd | Information processor |
Also Published As
Publication number | Publication date |
---|---|
JPS6223904B2 (en) | 1987-05-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2325320A (en) | Fast access to a shared resource on a computer bus | |
JPS5757332A (en) | Input-output control system | |
JPS53102643A (en) | Interrupt processing system for computer | |
JPS5398741A (en) | High level recording and processing system | |
JPS56147224A (en) | Information processor | |
JPS55147851A (en) | Communication controlling system | |
JPS5391741A (en) | Computer control system of copier | |
JPS578849A (en) | Adjusting system for instruction execution speed | |
JPS5717058A (en) | Control system of microprogram | |
JPS56112157A (en) | Controlling method for channel assignment in loop communication system | |
JPS54143005A (en) | Data transfer system | |
JPS57109025A (en) | Interface controlling system | |
JPS5537081A (en) | Exchange control system | |
JPS5534522A (en) | Time sheaking multiple control system | |
JPS5392640A (en) | Queue control system | |
JPS53115149A (en) | Priority control system | |
JPS5726950A (en) | Switching processing system for incoming control procedure | |
JPS5451738A (en) | Channel control system | |
JPS57159334A (en) | Load/save system in decentralized data processing system having duplex intelligence | |
JPS6448160A (en) | Serial interface control system | |
JPS57150017A (en) | Direct memory access system | |
JPS556621A (en) | Bus switching control system | |
JPS5580140A (en) | Inter-channel communication system | |
JPS57147762A (en) | Interruption controlling system | |
JPS5688540A (en) | Interrupt control system |