JPS62234350A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPS62234350A
JPS62234350A JP7781486A JP7781486A JPS62234350A JP S62234350 A JPS62234350 A JP S62234350A JP 7781486 A JP7781486 A JP 7781486A JP 7781486 A JP7781486 A JP 7781486A JP S62234350 A JPS62234350 A JP S62234350A
Authority
JP
Japan
Prior art keywords
interconnection
layer
bump electrode
wiring
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7781486A
Other languages
Japanese (ja)
Inventor
Misao Saga
佐賀 操
Akinori Shimizu
了典 清水
Toshio Komori
古森 敏夫
Masato Nishizawa
正人 西澤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP7781486A priority Critical patent/JPS62234350A/en
Publication of JPS62234350A publication Critical patent/JPS62234350A/en
Pending legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

PURPOSE:To prevent disconnections due to the peeling of a bump electrode by a method wherein an interconnection to the bump electrode is formed at the same time as a first layer interconnection, the bump electrode section in the interconnection is exposed, layer insulating films and second layer or more of interconnections are laminated alternately and the bump electrode is shaped onto the interconnection in the bump electrode section. CONSTITUTION:The upper surface of an silicon substrate 1 is coated with a thin oxide film 2, semiconductor elements, such as an MOSFET, a bipolar transistor or the like are integrated to the substrate 1, the semiconductor element sections are coated with a thick insulating film 3, an Al film is evaporated on the oxide film 2 and the insulating film 3, and a first layer interconnection 4 is formed through patterning. The interconnection extended simultane ously to shape pad electrodes 5 on the outsides of the element sections, the element sections are coated with a layer insulating film 6, such as an oxide film, a coated film, etc., and a second layer interconnection 7 is formed in the same manner as the interconnection 4. The second layer interconnection 7 and the pad electrodes 5 are connected through through- holes reaching the first layer interconnection 4. Accordingly, laminates having different elastic moduli and thermal expansion coefficients are removed under bump electrodes, and stress generated in connecting sections with the interconnections is reduced, thus preventing peeling in the connecting sections.

Description

【発明の詳細な説明】[Detailed description of the invention] 【発明の属する技術分野】[Technical field to which the invention pertains]

本発明は、半導体基板上に絶縁膜を介して積層さ作る複
数層の配線を有し、その配線に接続されるバンプ電極が
設けられ、そのバンプ電極が絶縁基板上の導体に固着さ
れる半導体装置の製造方法に関する。
The present invention relates to a semiconductor having multiple layers of wiring formed on a semiconductor substrate by laminating them with an insulating film interposed therebetween, a bump electrode connected to the wiring, and a bump electrode fixed to a conductor on the insulating substrate. The present invention relates to a method for manufacturing a device.

【従来技術とその問題点】[Prior art and its problems]

多層配線を存し、ワイヤレスボンディング方式で絶縁基
板上に実装される半導体基板のバンプ電極は、従来最上
層の配線に下地金属膜を介してめっきにより設けられて
いたが、このようなバンプ電極は、その下に存在する配
線導体膜と酸化物のような無機絶縁物あるいは有機絶縁
物からなる層間絶縁膜との積層体との弾性率、熱膨張係
数の相違により剥離が生じやすく、断線の原因となる問
題があった。
Bump electrodes on semiconductor substrates that have multilayer wiring and are mounted on insulating substrates using the wireless bonding method are conventionally provided on the top layer of wiring by plating through a base metal film. The difference in elastic modulus and coefficient of thermal expansion between the underlying wiring conductor film and the interlayer insulation film made of an inorganic insulator such as an oxide or an organic insulator causes peeling, which can easily cause disconnection. There was a problem.

【発明の目的】[Purpose of the invention]

本発明は、上述の問題を解決して絶縁基板上の導体と接
続されるバンプ電極のIA*などによって断線のおそれ
のない、信転性の高い半導体装置の製造方法を提供する
ことを目的とする。
An object of the present invention is to solve the above-mentioned problems and provide a method for manufacturing a semiconductor device with high reliability, which is free from the risk of disconnection due to IA* of bump electrodes connected to conductors on an insulating substrate. do.

【発明の要点】[Key points of the invention]

本発明は、半導体基板上に絶縁膜を介して第一層目の配
線を形成する際、バンプ電極への配線も形成し、次いで
配線のバンプ電極部を露出させて層間絶&!膜、第二層
目以降の配線を交互に積層したのち、バンプ電極部の配
線上にバンプ電極を形成するもので、バンプ電極が半導
体基板の上に直接絶縁膜を介して形成されるため剥離の
起こることがなくなり、上述の目的が達成される。
In the present invention, when forming a first layer of wiring on a semiconductor substrate via an insulating film, wiring to a bump electrode is also formed, and then the bump electrode portion of the wiring is exposed to separate the layers. After alternately laminating the film and the wiring from the second layer onward, a bump electrode is formed on the wiring in the bump electrode section.The bump electrode is formed directly on the semiconductor substrate via an insulating film, so there is no peeling. The above-mentioned purpose is achieved.

【発明の実施例】[Embodiments of the invention]

第1図は本発明の一実施例の半導体基板を示し、シリコ
ン基板1は上面は薄い酸化膜2で覆われている。この基
板1にはMOSFETあるいはバイポーラトランジスタ
などの半導体素子が集積されていて、その部分は厚い絶
縁膜3で覆われている。 次に、酸化膜2および絶縁膜3の上にM膜を蒸着し、パ
ターニングして第一層配&l14を形成する。 同時にこの配線を延長して素子部の外側にバッド電極5
を形成する。つづいて素子部を酸化膜、塗布膜などの層
間絶縁膜6により被覆し、配線4と同様に第二層配線7
を形成する0層間絶a膜6および配線7のためのFX着
膜のバターニングの際には、バッド″1i5の上の部分
は除去し、パッド電極を露出させておく、第二層配線7
とバンド電極5との接続は、第一層配線4に達するスル
ーホールを介して行われる。露出したバッド電極5の上
に、下地金属層を介してめっきなどによりはんだあるい
は金のバンプ電極8を形成する。最後にCVD法による
Sl、N、などからなるバンシベーシッン[99により
素子部を覆う。 第1図に示したような半導体基板は、このあとフェース
ダウンでのフリップチップ方式あるいはフェースアンプ
でのTAB方式なのでバンプ電極を絶縁基板あるいはテ
ープ上の導体に融着させて実装する。フェースダウンの
場合は、バンプ電極8の高さは素子部の高さより高くし
ておく。 【発明の効果] 本発明によれば、バンプ電極を多層配線の上層配線上に
設けないで半導体基板上の第一層配線の延長部上に設け
ることによってバンプ電極の下に弾性率、熱膨張係数の
異なる積層体が無くなるためβ線との接続部に生ずる応
力が小さくなり、接続部に招けるIAjllが阻止され
、ICチップなどを実装した半導体装置の信頼性を高く
することができる。
FIG. 1 shows a semiconductor substrate according to an embodiment of the present invention, in which the upper surface of a silicon substrate 1 is covered with a thin oxide film 2. As shown in FIG. Semiconductor elements such as MOSFETs or bipolar transistors are integrated on this substrate 1, and this portion is covered with a thick insulating film 3. Next, an M film is deposited on the oxide film 2 and the insulating film 3 and patterned to form a first layer interconnection &l4. At the same time, extend this wiring and connect the pad electrode 5 to the outside of the element part.
form. Next, the element portion is covered with an interlayer insulating film 6 such as an oxide film or a coating film, and a second layer wiring 7 is formed in the same manner as the wiring 4.
When patterning the FX deposited film for the 0-layer insulation film 6 and wiring 7 that form the second layer wiring 7, the part above the pad "1i5 is removed to expose the pad electrode.
The connection between the band electrode 5 and the band electrode 5 is made through a through hole that reaches the first layer wiring 4. A solder or gold bump electrode 8 is formed on the exposed pad electrode 5 by plating or the like with a base metal layer interposed therebetween. Finally, the element portion is covered with a bancibasin [99] made of Sl, N, etc. by the CVD method. Since the semiconductor substrate shown in FIG. 1 is then mounted using a face-down flip-chip method or a TAB method using a face amplifier, bump electrodes are fused to an insulating substrate or a conductor on a tape. In the case of face down, the height of the bump electrode 8 is set higher than the height of the element section. Effects of the Invention According to the present invention, by providing the bump electrode not on the upper layer wiring of the multilayer wiring but on the extension of the first layer wiring on the semiconductor substrate, the elastic modulus and thermal expansion can be reduced under the bump electrode. Since there is no stack of layers with different coefficients, the stress generated at the connection with the β rays is reduced, IAjll is prevented from being induced at the connection, and the reliability of a semiconductor device mounted with an IC chip or the like can be increased.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例による半導体装置の半導体基
板を示す斜視図である。 l:シリコン基板、2:酸化膜、3:絶縁膜、4:第一
層配線、5:パッド電極、6:N間絶縁膜、7:第二層
配線、8:バンプ電極、9:バフ第1図
FIG. 1 is a perspective view showing a semiconductor substrate of a semiconductor device according to an embodiment of the present invention. 1: Silicon substrate, 2: Oxide film, 3: Insulating film, 4: First layer wiring, 5: Pad electrode, 6: N interlayer insulation film, 7: Second layer wiring, 8: Bump electrode, 9: Buff layer Figure 1

Claims (1)

【特許請求の範囲】 1)半導体基板上に絶縁膜を介して積層される複数層の
配線を有し、該配線と絶縁基板上の導体との接続がバン
プ電極の固着によって行われるものの製造方法において
、バンプ電極への配線を第一層目の配線と同時に形成し
、ついで該配線のバンプ電極部を露出させて層間絶縁膜
、第二層目以降の配線を交互に積層したのち、前記バン
プ電極部の配線上にバンプ電極を形成することを特徴と
する半導体装置の製造方法。 2)特許請求の範囲第1項記載の方法において、最後に
半導体基板上にバンプ電極部を露出させてパッシベーシ
ョン膜を被着することを特徴とする半導体装置の製造方
法。
[Claims] 1) A manufacturing method for a device having multiple layers of wiring laminated on a semiconductor substrate with an insulating film interposed therebetween, and in which the wiring and a conductor on the insulating substrate are connected by fixing bump electrodes. In this step, the wiring to the bump electrode is formed at the same time as the wiring in the first layer, and then the bump electrode part of the wiring is exposed and the interlayer insulating film and the wiring in the second and subsequent layers are alternately laminated. A method of manufacturing a semiconductor device, comprising forming a bump electrode on wiring of an electrode section. 2) A method for manufacturing a semiconductor device according to claim 1, wherein the bump electrode portion is finally exposed on the semiconductor substrate and a passivation film is deposited on the semiconductor substrate.
JP7781486A 1986-04-04 1986-04-04 Manufacture of semiconductor device Pending JPS62234350A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7781486A JPS62234350A (en) 1986-04-04 1986-04-04 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7781486A JPS62234350A (en) 1986-04-04 1986-04-04 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPS62234350A true JPS62234350A (en) 1987-10-14

Family

ID=13644492

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7781486A Pending JPS62234350A (en) 1986-04-04 1986-04-04 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS62234350A (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5379460A (en) * 1976-12-24 1978-07-13 Toshiba Corp Manufacture of semiconductor device
JPS5739556A (en) * 1980-08-22 1982-03-04 Citizen Watch Co Ltd Ic electrode structure
JPS5996761A (en) * 1982-11-25 1984-06-04 Mitsubishi Electric Corp Multi-stage semiconductor device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5379460A (en) * 1976-12-24 1978-07-13 Toshiba Corp Manufacture of semiconductor device
JPS5739556A (en) * 1980-08-22 1982-03-04 Citizen Watch Co Ltd Ic electrode structure
JPS5996761A (en) * 1982-11-25 1984-06-04 Mitsubishi Electric Corp Multi-stage semiconductor device

Similar Documents

Publication Publication Date Title
US5061985A (en) Semiconductor integrated circuit device and process for producing the same
JPS6355213B2 (en)
JPH05267563A (en) Semiconductor device and its manufacture
JP3395747B2 (en) Manufacturing method of semiconductor integrated circuit
JP4009380B2 (en) Manufacturing method of semiconductor chip
JPH01140753A (en) Three-dimensional semiconductor device
JPH0442957A (en) Manufacture of semiconductor integrated circuit device
JPS62234350A (en) Manufacture of semiconductor device
US20060170087A1 (en) Semiconductor device
JPH08255810A (en) Semiconductor device and manufacture thereof
JPS63252445A (en) Manufacture of semiconductor device
JPH01244625A (en) Semiconductor device
JPS63293930A (en) Electrode in semiconductor device
JPS63318742A (en) Semiconductor integrated circuit device and manufacture thereof
US20050074971A1 (en) Semiconductor device and method for fabricating the same
JPS63308924A (en) Semiconductor device
JPS62237748A (en) Manufacture of semiconductor device
US6204164B1 (en) Method of making electrical connections to integrated circuit
JPH0685010A (en) Multi-chip module
JPS5988863A (en) Semiconductor device
JPH0198253A (en) Manufacture of solid type semiconductor device
JP2004018964A5 (en)
JPS6091660A (en) Manufacture of semiconductor device
JPS6247139A (en) Forming method for transfer bump substrate
JPS6450543A (en) Manufacture of semiconductor device