JPS62226233A - マイクロコンピユ−タ - Google Patents

マイクロコンピユ−タ

Info

Publication number
JPS62226233A
JPS62226233A JP61070114A JP7011486A JPS62226233A JP S62226233 A JPS62226233 A JP S62226233A JP 61070114 A JP61070114 A JP 61070114A JP 7011486 A JP7011486 A JP 7011486A JP S62226233 A JPS62226233 A JP S62226233A
Authority
JP
Japan
Prior art keywords
reset
interrupt
signal
interruption
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61070114A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0531773B2 (enrdf_load_stackoverflow
Inventor
Hideyo Kanayama
金山　英世
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP61070114A priority Critical patent/JPS62226233A/ja
Publication of JPS62226233A publication Critical patent/JPS62226233A/ja
Publication of JPH0531773B2 publication Critical patent/JPH0531773B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microcomputers (AREA)
JP61070114A 1986-03-27 1986-03-27 マイクロコンピユ−タ Granted JPS62226233A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61070114A JPS62226233A (ja) 1986-03-27 1986-03-27 マイクロコンピユ−タ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61070114A JPS62226233A (ja) 1986-03-27 1986-03-27 マイクロコンピユ−タ

Publications (2)

Publication Number Publication Date
JPS62226233A true JPS62226233A (ja) 1987-10-05
JPH0531773B2 JPH0531773B2 (enrdf_load_stackoverflow) 1993-05-13

Family

ID=13422196

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61070114A Granted JPS62226233A (ja) 1986-03-27 1986-03-27 マイクロコンピユ−タ

Country Status (1)

Country Link
JP (1) JPS62226233A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03164955A (ja) * 1989-11-24 1991-07-16 Fujitsu Ltd 割込み制御方式

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60124734A (ja) * 1983-12-12 1985-07-03 Tokyo Electric Co Ltd Ｃｐｕに対する割込み処理装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60124734A (ja) * 1983-12-12 1985-07-03 Tokyo Electric Co Ltd Ｃｐｕに対する割込み処理装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03164955A (ja) * 1989-11-24 1991-07-16 Fujitsu Ltd 割込み制御方式

Also Published As

Publication number Publication date
JPH0531773B2 (enrdf_load_stackoverflow) 1993-05-13

Similar Documents

Publication Publication Date Title
EP0497380B1 (en) Microcomputer having a watchdog timer
TWI478052B (zh) 處置例外事件之裝置及方法
JPS5841538B2 (ja) マルチプロセツサシステム ノ ユウセンセイギヨホウシキ
US6968410B2 (en) Multi-threaded processing of system management interrupts
US6990669B1 (en) Real-time scheduler
JPS62226233A (ja) マイクロコンピユ−タ
US5671424A (en) Immediate system management interrupt source with associated reason register
JPS62205441A (ja) マイクロコンピユ−タ
JP2814800B2 (ja) マイクロコンピュータ
JPH0443301B2 (enrdf_load_stackoverflow)
KR20030077696A (ko) 실시간 운영체제에서 타스크 레벨 인터럽트 처리 방법
JP3209144B2 (ja) マイクロプロセッサ
JP2578267B2 (ja) マイクロコンピュータ・システム
JPS5960645A (ja) プロセツサ命令実行処理方式
JPH01184545A (ja) マイクロプロセッサ
JP3168663B2 (ja) 情報処理装置
JP2755205B2 (ja) データ処理装置の低消費電力化方式
JPS5868162A (ja) 再試行処理方式
JPH0683989A (ja) シングルチップマイクロコンピュータ
JPH03252886A (ja) シングルチップマイクロコンピュータ
JPH03154115A (ja) 半導体集積回路
JPS63271545A (ja) ウオツチドツグタイマ
Walls Z80 Interrupts
JPS61121139A (ja) プログラム評価用マイクロコンピユ−タ
JPH04270441A (ja) データ処理装置